Reduced uncorrectable memory errors
US-10936418-B2 · Mar 2, 2021 · US
This page is not indexed by search engines while we improve data quality.
Rivers Doyle patents
Rivers Doyle is listed as an inventor on 33 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Rivers Doyle |
| Total patents | 33 |
| First publication | Feb 12, 2015 |
| Latest publication | Mar 2, 2021 |
Notable patents
Publications ranked by popularity score, then publication date.
Thermal monitoring of memory resources
US-10678315-B2 · Jun 9, 2020 · US
Reduced uncorrectable memory errors
US-2019370112-A1 · Dec 5, 2019 · US
Cell programming verification
US-10325652-B2 · Jun 18, 2019 · US
Reduced uncorrectable memory errors
US-10324793-B2 · Jun 18, 2019 · US
Devices, systems, and methods of reducing chip select
US-10289597-B2 · May 14, 2019 · US
Thermal monitoring of memory resources
US-2019107871-A1 · Apr 11, 2019 · US
Devices, systems, and methods of reducing chip select
US-2018329854-A1 · Nov 15, 2018 · US
Thermal monitoring of memory resources
US-10088880-B2 · Oct 2, 2018 · US
Reduced uncorrectable memory errors
US-2018253355-A1 · Sep 6, 2018 · US
Recent patents
Latest publications not already listed above.
Devices, system, and methods for implementing alternate control settings
US-10062444-B2 · Aug 28, 2018 · US
Managing threshold voltage shift in nonvolatile memory
US-10056139-B2 · Aug 21, 2018 · US
Devices, systems, and methods of reducing chip select
US-9996496-B2 · Jun 12, 2018 · US
Reduced uncorrectable memory errors
US-9934088-B2 · Apr 3, 2018 · US
Cell programming verification
US-2018068720-A1 · Mar 8, 2018 · US
Managing threshold voltage shift in nonvolatile memory
US-2017372780-A1 · Dec 28, 2017 · US
Devices, systems, and methods of reducing chip select
US-2017351637-A1 · Dec 7, 2017 · US
Devices, systems, and methods of reducing chip select
US-9785603-B2 · Oct 10, 2017 · US
Methods and systems for verifying cell programming in phase change memory
US-9747977-B2 · Aug 29, 2017 · US
Reference architecture in a cross-point memory
US-9747978-B2 · Aug 29, 2017 · US
Managing threshold voltage shift in nonvolatile memory
US-9721657-B1 · Aug 1, 2017 · US
Devices, systems, and methods of reducing chip select
US-2016328353-A1 · Nov 10, 2016 · US
Devices, systems, and methods of reducing chip select
US-9477616-B2 · Oct 25, 2016 · US
Alternate control settings
US-2016260499-A1 · Sep 8, 2016 · US
Reduced uncorrectable memory errors
US-2016188409-A1 · Jun 30, 2016 · US
Reference architecture in a cross-point memory
US-2016093375-A1 · Mar 31, 2016 · US
Alternate control settings
US-9257162-B2 · Feb 9, 2016 · US
Drain select gate voltage management
US-9230666-B2 · Jan 5, 2016 · US
Reference architecture in a cross-point memory
US-9142271-B1 · Sep 22, 2015 · US
Reduced uncorrectable memory errors
US-9136873-B2 · Sep 15, 2015 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 24 |
| Micron Technology Inc | 9 |
| Rivers Doyle | 3 |
| Zeng Raymond W | 2 |
| Damle Prashant S | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G11C13/0004 | 10 |
| G11C13/0069 | 9 |
| G06F13/385 | 8 |
| G06F13/14 | 8 |
| G06F13/4247 | 8 |