Devices, systems, and methods of reducing chip select
US-9477616-B2 · Oct 25, 2016 · US
US9785603B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9785603-B2 |
| Application number | US-201615212902-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 18, 2016 |
| Priority date | Aug 7, 2013 |
| Publication date | Oct 10, 2017 |
| Grant date | Oct 10, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Several systems and methods of chip select are described. In one such method, a device maintains two identifiers, (ID_a and ID_m). When the device receives a command, it examines the values of ID_a and ID_m relative to a third reference identifier (ID_s). If either ID_a or ID_m is equivalent to ID_s, the device executes the command, otherwise, the device ignores the command. By using two different identification methods, a system has options in choosing to activate devices, being able to selectively switch between selecting multiple devices and single devices in a quick manner. In another such method, a device may have a persistent area that stores identification information such as an ID_a. Thus, system functionality may remain independent from any defect/marginality associated with the physical or logical components required for initial ID_a assignment of all devices in the system.
Opening claim text (preview).
What is claimed is: 1. A device comprising: a chip select input; a command/address input to receive a signal associated with execution of an operation by the device, when the device is identified as accessible, in conjunction with a chip select signal received at the chip select input; and a persistent area, the persistent area configured to contain a value for an assigned identifier and a value for a master identifier such that the device is accessible in response to a setting of a select identifier to the assigned identifier and the device is accessible in response to a setting of a select identifier to the master identifier. 2. The device of claim 1 , wherein the device includes a select input and a select output to conduct an assignment sequence of the assigned identifier for the device. 3. The device of claim 2 , wherein the device is operable to adjust levels at the select input and the select output to set an assigned identifier for a second device when coupled to the device in a daisy chain. 4. The device of claim 2 , wherein the device is operable to receive the assigned identifier via the command/address input. 5. The device of claim 1 , wherein the persistent area is one of poly-fuses, metal fuses, memory array cells, or non-volatile memory. 6. The device of claim 1 , wherein the persistent area includes a location to store a persistent flag that is an indication as to whether or not the device has a value for an identification of the device stored in the persistent area. 7. A system comprising: a plurality of devices coupled together in a daisy chain, each device including: a chip select input; a command/address input to receive a signal associated with execution of an operation by the device, when the device is identified as accessible, in conjunction with a chip select signal received at the chip select input; and a persistent area, the persistent area configured to contain a value for an assigned identifier and a value for a master identifier such that the device is accessible in response to a setting of a select identifier to the assigned identifier and the device is accessible in response to a setting of a select identifier to the master identifier; a chip select line coupled to the chip select input of each device; and a command/address line coupled to the command/address input of each device. 8. The system of claim 7 , wherein the system is operable to access selectively ones of the devices of the plurality based on values of the assigned identifiers of the devices. 9. The system of claim 8 , wherein the selective access includes parallel operation of two or more devices of the plurality and less than all the devices of the plurality. 10. The system of claim 7 , wherein each device has a select input and a select output, the devices arranged in the daisy chain with the select output of one device coupled to the select input of a next device in the daisy chain. 11. The system of claim 10 , wherein each device is operable to adjust levels at its select input and its select output to set an assigned identifier for the next device in the daisy chain. 12. The system of claim 7 , wherein each device is configured to maintain the assigned identifier once set until changed in a power cycle and/or an identification reassignment sequence. 13. The system of claim 7 , wherein the plurality of devices includes a spare device configured to perform limited operations based on an operation of an identification scheme of the system on the assigned identifiers of the devices of the plurality. 14. The system of claim 7 , wherein each device has an assigned identifier value stored within the persistent area of the respective device in a manufacturing environment. 15. The system of claim 7 , wherein for each device of the plurality, the master identifier operatively overrides the assigned identifier. 16. A method comprising: receiving a command at a plurality of devices coupled together in a daisy chain, each device including: a chip select input coupled to a chip select line; a command/address input coupled to a command/address line to receive a signal associated with execution of an operation by the device, when the device is identified as accessible, in conjunction with a chip select signal received at the chip select input; and a persistent area, the persistent area configured to contain a value for an assigned identifier and a value for a master identifier such that the device is accessible in response to a setting of a select identifier to the assigned identifier and the device is accessible in response to a setting of a select identifier to the master identifier; determining, for each device of the plurality, if the command is intended for the respective device by comparing a select identifier of the command to the assigned identifier or the master identifier of the respective device; and performing the command when the command is determined to be intended for the respective device. 17. The method of claim 16 , wherein the method includes conducting an assignment sequence to set the value for the assigned identifier for a selected device of the plurality of devices based on levels at a select input and at a select output for the device. 18. The method of claim 16 , wherein the method includes setting the value for the assigned identifier device using an assign identification command via the command/address line. 19. The method of claim 16 , wherein comparing the select identifier of the command to the assigned identifier or the master identifier of the respective device includes the master identifier of the respective device overriding the assigned identifier of the respective device. 20. The method of claim 19 , wherein comparing the select identifier of the command to the assigned identifier or the master identifier of the respective device includes comparing the select identifier of the command to the master identifier of the respective device and refraining from comparing the select identifier to the assigned identifier of the respective device upon determination of the select identifier being equal to the master identifier.
on a daisy chain bus · CPC title
for adaptation of a particular data processing system to different peripheral devices · CPC title
Handling requests for interconnection or transfer · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.