Multi-state ferroelectric-RAM with stacked capacitors
US-12593457-B2 · Mar 31, 2026 · US
This page is not indexed by search engines while we improve data quality.
Park Chanro patents
Park Chanro is listed as an inventor on 685 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Park Chanro |
| Total patents | 685 |
| First publication | Jan 1, 2015 |
| Latest publication | Mar 31, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Deep via to preserve substrate
US-2026090021-A1 · Mar 26, 2026 · US
Stacked electronic devices having independent gates
US-12588273-B2 · Mar 24, 2026 · US
Backside and frontside contacts for semiconductor device
US-12575160-B2 · Mar 10, 2026 · US
Removing high-k layer from inner spacer
US-2026059843-A1 · Feb 26, 2026 · US
Forming shared source/drain contact with a gate-cut structure
US-2026052751-A1 · Feb 19, 2026 · US
Embedded ReRAM with backside contact
US-12557295-B2 · Feb 17, 2026 · US
Self-aligned backside contact with protruding source/drain
US-12557359-B2 · Feb 17, 2026 · US
Semiconductor structure with fully wrapped-around backside contact
US-12557356-B2 · Feb 17, 2026 · US
Vertical inverter formation on stacked field effect transistor (SFET)
US-12550427-B2 · Feb 10, 2026 · US
Recent patents
Latest publications not already listed above.
Air gap spacer formation for nano-scale semiconductor devices
US-2024079266-A1 · Mar 7, 2024 · US
Cpp-agnostic source-drain contact formation for gate-all-around devices with dielectric isolation
US-2023420500-A1 · Dec 28, 2023 · US
Interconnect structure including patterned metal lines
US-2023411286-A1 · Dec 21, 2023 · US
Semiconductor structure with stacked vias having dome-shaped tips
US-11848264-B2 · Dec 19, 2023 · US
Semiconductor device with airgap spacer formation from backside of wafer
US-11848384-B2 · Dec 19, 2023 · US
Square-shaped contact with improved electrical conductivity
US-2023402514-A1 · Dec 14, 2023 · US
Stacked field-effect transistors
US-2023395600-A1 · Dec 7, 2023 · US
Tunable resistive random access memory cell
US-2023397514-A1 · Dec 7, 2023 · US
Interconnect through gate cut for stacked fet device
US-2023387007-A1 · Nov 30, 2023 · US
Fin stack including tensile-strained and compressively strained fin portions
US-2023378180-A1 · Nov 23, 2023 · US
Magnetoresistive random-access memory structure
US-2023345841-A1 · Oct 26, 2023 · US
Line formation with cut-first tip definition
US-11798842-B2 · Oct 24, 2023 · US
Field effect transistor with multiple gate dielectrics and dual work-functions with precisely controlled gate lengths
US-11791396-B2 · Oct 17, 2023 · US
Wrap around cross-couple contact structure with enhanced gate contact size
US-11784125-B2 · Oct 10, 2023 · US
Augmented semiconductor lasers with spontaneous emissions blockage
US-11777275-B2 · Oct 3, 2023 · US
Spin-optronic true random number generator
US-2023297340-A1 · Sep 21, 2023 · US
Resistive switching memory cell
US-2023301213-A1 · Sep 21, 2023 · US
Self-aligned contact (sac) in nanosheet transistors
US-2023290821-A1 · Sep 14, 2023 · US
Metal gate N/P boundary control by active gate cut and recess
US-11742350-B2 · Aug 29, 2023 · US
Top via interconnect with an embedded antifuse
US-2023268267-A1 · Aug 24, 2023 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| IBM | 456 |
| Globalfoundries Inc | 217 |
| Globalfoundries Us Inc | 6 |
| Globalfoundries Inc | 6 |
| Global Foundries Inc | 2 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10D84/038 | 338 |
| H10D64/017 | 243 |
| H10W20/069 | 239 |
| H10D30/024 | 172 |
| H10D30/6735 | 165 |