Translation cache and configurable ECC memory for reducing ECC memory overhead
US-12572417-B2 · Mar 10, 2026 · US
This page is not indexed by search engines while we improve data quality.
Ziakas Dimitrios patents
Ziakas Dimitrios is listed as an inventor on 52 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Ziakas Dimitrios |
| Total patents | 52 |
| First publication | Apr 21, 2015 |
| Latest publication | Mar 10, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
On-package die-to-die (D2D) interconnect for memory using universal chiplet interconnect express (UCIe) PHY
US-12505065-B2 · Dec 23, 2025 · US
Stacked memory chip solution with reduced package inputs/outputs (i/os)
US-2025349327-A1 · Nov 13, 2025 · US
Failover for pooled memory
US-12380005-B2 · Aug 5, 2025 · US
Stacked memory chip solution with reduced package inputs/outputs (I/Os)
US-12340863-B2 · Jun 24, 2025 · US
System, apparatus and methods for power communications according to a CXL power protocol
US-12282366-B2 · Apr 22, 2025 · US
On-on-package die-to-die (d2d) interconnect for memory using universal chiplet interconnect express (ucie) phy
US-2024311330-A1 · Sep 19, 2024 · US
Techniques to support multiple interconnect protocols for a common set of interconnect connectors
US-11245604-B2 · Feb 8, 2022 · US
Translation cache and configurable ecc memory for reducing ecc memory overhead
US-2022012126-A1 · Jan 13, 2022 · US
Failover for pooled memory
US-2022004468-A1 · Jan 6, 2022 · US
Recent patents
Latest publications not already listed above.
System, Apparatus And Methods For Power Communications According To A CXL Power Protocol
US-2021349512-A1 · Nov 11, 2021 · US
Stacked memory chip solution with reduced package inputs/outputs (i/os)
US-2021335393-A1 · Oct 28, 2021 · US
Architectural enhancements for computing systems having artificial intelligence logic disposed locally to memory
US-11036642-B2 · Jun 15, 2021 · US
Techniques to support multiple interconnect protocols for a common set of interconnect connectors
US-2021109300-A1 · Apr 15, 2021 · US
Techniques to support multiple interconnect protocols for a common set of interconnect connectors
US-10884195-B2 · Jan 5, 2021 · US
Apparatus and method for implementing a multi-level memory hierarchy
US-10719443-B2 · Jul 21, 2020 · US
Persistence service for edge architectures
US-2020228630-A1 · Jul 16, 2020 · US
Semiconductor package with programmable signal routing
US-10586764-B2 · Mar 10, 2020 · US
Technologies for managing errors in a remotely accessible memory pool
US-10581596-B2 · Mar 3, 2020 · US
Technologies for providing remote access to a shared memory pool
US-10476670-B2 · Nov 12, 2019 · US
Technologies for efficiently managing allocation of memory in a shared memory pool
US-10469252-B2 · Nov 5, 2019 · US
Architectural enhancements for computing systems having artificial intelligence logic disposed locally to memory
US-2019251034-A1 · Aug 15, 2019 · US
Apparatus and method for implementing a multi-level memory hierarchy
US-2019220406-A1 · Jul 18, 2019 · US
Method and apparatus for server platform architectures that enable serviceable nonvolatile memory modules
US-10331614-B2 · Jun 25, 2019 · US
Apparatus and method for implementing a multi-level memory hierarchy
US-10241912-B2 · Mar 26, 2019 · US
Technologies for migrating virtual machines
US-2019065231-A1 · Feb 28, 2019 · US
Rework grid array interposer with direct power
US-10211120-B2 · Feb 19, 2019 · US
Technologies for interleaving memory across shared memory pools
US-2019042408-A1 · Feb 7, 2019 · US
Technologies for efficiently managing allocation of memory in a shared memory pool
US-2019042122-A1 · Feb 7, 2019 · US
Non volatile memory module for rack implementations
US-2019042511-A1 · Feb 7, 2019 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 52 |
| Ziakas Dimitrios | 8 |
| Kumar Mohan J | 4 |
| Nachimuthu Murugasamy K | 3 |
| Coury Bassam N | 3 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| Y02D10/00 | 21 |
| G06F13/1668 | 17 |
| G06F13/4022 | 14 |
| G06F9/4401 | 13 |
| G06F15/161 | 13 |