Failover for pooled memory

US12380005B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12380005-B2
Application numberUS-202117479267-A
CountryUS
Kind codeB2
Filing dateSep 20, 2021
Priority dateSep 20, 2021
Publication dateAug 5, 2025
Grant dateAug 5, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An embodiment of an electronic apparatus may comprise one or more substrates, and a controller coupled to the one or more substrates, the controller to allocate a first secure portion of a pooled memory to a first instantiation of an application on a first node, and circuitry coupled to the one or more substrates and the controller, the circuitry to provide a failover interface for a second instantiation of the application on a second node to access the first secure portion of the pooled memory in the event of a failure of the first node. Other embodiments are disclosed and claimed.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic apparatus, comprising: one or more substrates; and a controller coupled to the one or more substrates, the controller to allocate a first secure portion of a pooled memory to a first instantiation of an application on a first node; and circuitry coupled to the one or more substrates and the controller, the circuitry to: detect an initiation of a second instantiation of the application at a second node, wherein the initiation is based on a failure of the first node; provide a failover interface at the second node; and with the failover interface: receive, from an operating system at the second node, an identifier of the application, wherein the failover interface is to receive the identifier based on an authentication request from the second instantiation to the operating system; send the identifier from the second node to a failover manager at the pooled memory, wherein, based on the identifier, an authentication of the second instantiation is to be performed with the failover manager and a trusted server; and based on the authentication, receive authentication information from the failover manager, the authentication information comprising an address of metadata in the pooled memory, wherein the second node is to execute the second instantiation with the metadata and the first secure portion of the pooled memory. 2. The electronic apparatus of claim 1 , wherein the metadata comprises a page table. 3. The electronic apparatus of claim 1 , wherein the circuitry is further to perform the authentication of the second instantiation. 4. The electronic apparatus of claim 1 , wherein the circuitry is further to: associate the first secure portion of the pooled memory with the second instantiation of the application based on the authentication. 5. The electronic apparatus of claim 1 , wherein the circuitry is further to: store failover information in a second secure portion of the pooled memory; and synchronize the failover information with a host. 6. An electronic system, comprising: pooled memory; a controller communicatively coupled to the pooled memory to allocate a first secure portion of the pooled memory to a first instantiation of an application on a first node; and circuitry communicatively coupled to the controller, the circuitry to: detect an initiation of a second instantiation of the application at a second node, wherein the initiation is based on a failure of the first node; provide a failover interface at the second node; and with the failover interface: receive, from an operating system at the second node, an identifier of the application, wherein the failover interface is to receive the identifier based on an authentication request from the second instantiation to the operating system; send the identifier from the second node to a failover manager at the pooled memory, wherein, based on the identifier, an authentication of the second instantiation is to be performed with the failover manager and a trusted server; and based on the authentication, receive authentication information from the failover manager, the authentication information comprising an address of metadata in the pooled memory, wherein the second node is to execute the second instantiation with the metadata and the first secure portion of the pooled memory. 7. The electronic system of claim 6 , wherein the metadata comprises a page table. 8. The electronic system of claim 6 , wherein the circuitry is further to perform the authentication of the second instantiation. 9. The electronic system of claim 6 , wherein the circuitry is further to: associate the first secure portion of the pooled memory with the second instantiation of the application based on the authentication. 10. The electronic system of claim 6 , wherein the circuitry is further to: store failover information in a second secure portion of the pooled memory; and synchronize the failover information with a host. 11. A method, comprising: allocating a first secure portion of a pooled memory to a first instantiation of an application on a first node; detecting an initiation of a second instantiation of the application at a second node, wherein the initiation is based on a failure of the first node; providing a failover interface at the second node; and with the failover interface: receiving, from an operating system at the second node, an identifier of the application, wherein the failover interface receives the identifier based on an authentication request from the second instantiation to the operating system; sending the identifier from the second node to a failover manager at the pooled memory, wherein, based on the identifier, an authentication of the second instantiation is performed with the failover manager and a trusted server; and based on the authentication, receiving authentication information from the failover manager, the authentication information comprising an address of metadata in the pooled memory, wherein the second node executes the second instantiation with the metadata and the first secure portion of the pooled memory. 12. The method of claim 11 , wherein the metadata comprises a page table. 13. The method of claim 11 , further comprising performing the authentication of the second instantiation. 14. The method of claim 11 , further comprising: associating the first secure portion of the pooled memory with the second instantiation of the application based on the authentication. 15. The method of claim 11 , further comprising: storing failover information in a second secure portion of the pooled memory; and synchronizing the failover information with a host.

Assignees

Inventors

Classifications

  • the resource being the memory · CPC title

  • Key-lock mechanism · CPC title

  • Configuring for program initiating, e.g. using registry, configuration files · CPC title

  • the protection being physical, e.g. cell, word, block · CPC title

  • Resetting or repowering · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12380005B2 cover?
An embodiment of an electronic apparatus may comprise one or more substrates, and a controller coupled to the one or more substrates, the controller to allocate a first secure portion of a pooled memory to a first instantiation of an application on a first node, and circuitry coupled to the one or more substrates and the controller, the circuitry to provide a failover interface for a second ins…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F11/2023. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 05 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).