Method for making semiconductor device including superlattice source/drain
US-2025248090-A1 · Jul 31, 2025 · US
This page is not indexed by search engines while we improve data quality.
Connelly Daniel patents
Connelly Daniel is listed as an inventor on 29 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Connelly Daniel |
| Total patents | 29 |
| First publication | Mar 1, 2016 |
| Latest publication | Jul 31, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Semiconductor device including superlattice source/drain
US-2025248091-A1 · Jul 31, 2025 · US
Methods for making semiconductor transistor devices with recessed superlattice over well regions
US-2025125187-A1 · Apr 17, 2025 · US
Vertical semiconductor device with enhanced contact structure and associated methods
US-11664427-B2 · May 30, 2023 · US
Vertical semiconductor device with enhanced contact structure and associated methods
US-2022285498-A1 · Sep 8, 2022 · US
Vertical semiconductor device with enhanced contact structure and associated methods
US-11387325-B2 · Jul 12, 2022 · US
Vertical semiconductor device with enhanced contact structure and associated methods
US-2021074814-A1 · Mar 11, 2021 · US
Method for making a semiconductor device including enhanced contact structures having a superlattice
US-10879356-B2 · Dec 29, 2020 · US
Method for making a FINFET including source and drain dopant diffusion blocking superlattices to reduce contact resistance
US-10854717-B2 · Dec 1, 2020 · US
Semiconductor device including body contact dopant diffusion blocking superlattice having reduced contact resistance
US-10847618-B2 · Nov 24, 2020 · US
Recent patents
Latest publications not already listed above.
Method for making a FINFET having reduced contact resistance
US-10840337-B2 · Nov 17, 2020 · US
Semiconductor device with metal-semiconductor contacts including oxygen insertion layer to constrain dopants and related methods
US-10840336-B2 · Nov 17, 2020 · US
Method for making semiconductor device including body contact dopant diffusion blocking superlattice to reduce contact resistance
US-10840335-B2 · Nov 17, 2020 · US
Method for making semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance
US-10818755-B2 · Oct 27, 2020 · US
Semiconductor device including enhanced contact structures having a superlattice
US-10777451-B2 · Sep 15, 2020 · US
Method for making a finfet having reduced contact resistance
US-2020161427-A1 · May 21, 2020 · US
Method for making a finfet including source and drain dopant diffusion blocking superlattices to reduce contact resistance
US-2020161428-A1 · May 21, 2020 · US
Semiconductor device including body contact dopant diffusion blocking superlattice having reduced contact resistance
US-2020161430-A1 · May 21, 2020 · US
Method for making semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance
US-2020161429-A1 · May 21, 2020 · US
Semiconductor device with metal-semiconductor contacts including oxygen insertion layer to constrain dopants and related methods
US-2020161426-A1 · May 21, 2020 · US
Method for making semiconductor device including body contact dopant diffusion blocking superlattice to reduce contact resistance
US-2020161425-A1 · May 21, 2020 · US
Semi-local ballistic mobility model
US-10621294-B2 · Apr 14, 2020 · US
Method for making a semiconductor device having reduced contact resistance
US-10593761-B1 · Mar 17, 2020 · US
Semiconductor device including source/drain dopant diffusion blocking superlattices to reduce contact resistance
US-10580866-B1 · Mar 3, 2020 · US
FINFET including source and drain regions with dopant diffusion blocking superlattice layers to reduce contact resistance
US-10580867-B1 · Mar 3, 2020 · US
Semiconductor device including enhanced contact structures having a superlattice
US-2019280090-A1 · Sep 12, 2019 · US
Method for making a semiconductor device including enhanced contact structures having a superlattice
US-2019279897-A1 · Sep 12, 2019 · US
Semi-local ballistic mobility model
US-2017024503-A1 · Jan 26, 2017 · US
Semi-local ballistic mobility model
US-9275177-B2 · Mar 1, 2016 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Atomera Inc | 26 |
| Synopsys Inc | 3 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10D62/8162 | 26 |
| H10D64/62 | 17 |
| H10D62/151 | 17 |
| H01L29/152 | 16 |
| H10D62/83 | 13 |