Modified dicing street for hybrid bonding
US-2026082919-A1 · Mar 19, 2026 · US
This page is not indexed by search engines while we improve data quality.
Waskiewicz Christopher J patents
Waskiewicz Christopher J is listed as an inventor on 98 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Waskiewicz Christopher J |
| Total patents | 98 |
| First publication | Mar 24, 2015 |
| Latest publication | Mar 19, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Solder contact resistance/resistivity testing structure
US-2026060042-A1 · Feb 26, 2026 · US
Vertical field effect transistor with minimal contact to gate erosion
US-12464809-B2 · Nov 4, 2025 · US
Late gate extension
US-12356711-B2 · Jul 8, 2025 · US
Stacked planar field effect transistors with 2D material channels
US-12249643-B2 · Mar 11, 2025 · US
Hard mask removal without damaging top epitaxial layer
US-12243770-B2 · Mar 4, 2025 · US
Semiconductor structure having two-dimensional channel
US-12136656-B2 · Nov 5, 2024 · US
Top via interconnect
US-2024321630-A1 · Sep 26, 2024 · US
Stress modulating pattern containing bonding dielectric layer
US-2024203904-A1 · Jun 20, 2024 · US
Self aligned top contact for vertical transistor
US-12009422-B2 · Jun 11, 2024 · US
Recent patents
Latest publications not already listed above.
Gate-all-around device without dielectric inner spacer
US-2024186391-A1 · Jun 6, 2024 · US
Via interconnects including super vias
US-11916013-B2 · Feb 27, 2024 · US
Low-resistance top contact on VTFET
US-11908923-B2 · Feb 20, 2024 · US
Sacrificial fin for self-aligned contact rail formation
US-11901440-B2 · Feb 13, 2024 · US
Vertical transistor having an oxygen-blocking layer
US-11876124-B2 · Jan 16, 2024 · US
Conformal film thickness determination using angled geometric features and vertices tracking
US-11876023-B2 · Jan 16, 2024 · US
Metal gate N/P boundary control by active gate cut and recess
US-11742350-B2 · Aug 29, 2023 · US
Local isolation of source/drain for reducing parasitic capacitance in vertical field effect transistors
US-11742246-B2 · Aug 29, 2023 · US
Top epitaxial layer and contact for VTFET
US-11742354-B2 · Aug 29, 2023 · US
Conformal film thickness determination using angled geometric features and vertices tracking
US-2023197531-A1 · Jun 22, 2023 · US
Vertical field effect transistor with minimal contact to gate erosion
US-2023187442-A1 · Jun 15, 2023 · US
Self aligned top contact for vertical transistor
US-2023144407-A1 · May 11, 2023 · US
Vertical field effect transistor with bottom spacer
US-11646373-B2 · May 9, 2023 · US
Sacrificial fin for contact self-alignment
US-11646358-B2 · May 9, 2023 · US
Late Gate Extension
US-2023139379-A1 · May 4, 2023 · US
Semiconductor structure having two-dimensional channel
US-2023105783-A1 · Apr 6, 2023 · US
Hard mask removal without damaging top epitaxial layer
US-2023095956-A1 · Mar 30, 2023 · US
Stacked planar field effect transistors with 2d material channels
US-2023093343-A1 · Mar 23, 2023 · US
Top epitaxial layer and contact for vtfet
US-2023086681-A1 · Mar 23, 2023 · US
Metal gate n/p boundary control by active gate cut and recess
US-2023086785-A1 · Mar 23, 2023 · US
Major assignees
Companies most often associated with this inventor's publications.
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10D30/025 | 36 |
| H10D30/63 | 35 |
| H01L29/7827 | 30 |
| H10D84/038 | 30 |
| H01L29/66666 | 29 |