Methods and circuitry for built-in self-testing of circuitry and/or transducers in ultrasound devices

US12203894B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12203894-B2
Application numberUS-202318507509-A
CountryUS
Kind codeB2
Filing dateNov 13, 2023
Priority dateApr 16, 2020
Publication dateJan 21, 2025
Grant dateJan 21, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Aspects of the technology described herein relate to built-in self-testing (BIST) of circuitry (e.g., a pulser or receive circuitry) and/or transducers in an ultrasound device. A BIST circuit may include a transconductance amplifier coupled between a pulser and receive circuitry, a capacitor network coupled between a pulser and receive circuitry, and/or a current source couplable to the input terminal of receive circuitry to which a transducer is also couplable. The collapse voltages of transducers may be characterized using BIST circuitry, and a bias voltage may be applied to the membranes of the transducers based at least in part on their collapse voltages. The capacitances of transducers may also be measured using BIST circuitry and a notification may be generated based on the sets of measurements.

First claim

Opening claim text (preview).

What is claimed is: 1. An ultrasound device operable in testing and imaging modes, the ultrasound device comprising: a pulser configured to generate voltage pulses; receive circuitry; a capacitive micromachined ultrasonic transducer (CMUT) couplable to the receive circuitry; and a built-in self-test (BIST) circuit including a transconductance amplifier coupled between the pulser and the receive circuitry, wherein during the testing mode, the transconductance amplifier is turned on and is configured to convert the voltage pulses to a current signal and the receive circuitry is configured to convert to current signal to a voltage signal for verifying operation of the pulser, and wherein during the imaging mode, the transconductance amplifier is turned off and the voltage pulses are provided to the CMUT to output ultrasonic waves. 2. The ultrasound device according to claim 1 , wherein the transconductance amplifier includes a linearized transconductance amplifier. 3. The ultrasound device according to claim 1 , wherein the transconductance amplifier includes a source-degenerated linearized transconductance amplifier. 4. The ultrasound device according to claim 1 , further comprising a resistor ladder, and wherein the transconductance amplifier and the pulser are configured to receive, as input signals, voltages from the resistor ladder. 5. The ultrasound device according to claim 1 , wherein the transconductance amplifier is coupled between the pulser and a circuit in the receive circuitry configurable as a transimpedance amplifier. 6. The ultrasound device according to claim 5 , wherein the transimpedance amplifier is configured to convert the current signal to a low-voltage signal. 7. The ultrasound device according to claim 1 , wherein the transconductance amplifier is coupled between the pulser and a circuit in the receive circuitry configurable as a comparator. 8. The ultrasound device according to claim 1 , wherein the transconductance amplifier is coupled between the pulser and a circuit in the receive circuitry configurable as a delta-sigma analog-to-digital converter. 9. The ultrasound device of claim 1 , wherein: the pulser is configured to use a first power supply; the transconductance amplifier is configured to use a second power supply; the receive circuitry is configured to use a third power supply; and the first power supply has a higher voltage than the second power supply and the second power supply has a higher voltage than the third power supply. 10. The ultrasound device of claim 1 , wherein during the imaging mode, the pulser and the receive circuitry remain on. 11. The ultrasound device of claim 1 , wherein the pulser, the receive circuitry, the CMUT, and the transconductance amplifier are disposed within a single package. 12. The ultrasound device of claim 1 , wherein BIST circuit is disposed on a same semiconductor chip as the pulser, the receive circuitry, and/or the CMUT.

Assignees

Inventors

Classifications

  • using a transducer array · CPC title

  • Tissue characterisation · CPC title

  • Means for monitoring or calibrating · CPC title

  • Arrangements for calibrating or comparing, e.g. with standard objects · CPC title

  • Analogue/digital converters using delta-sigma modulation as an intermediate step · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12203894B2 cover?
Aspects of the technology described herein relate to built-in self-testing (BIST) of circuitry (e.g., a pulser or receive circuitry) and/or transducers in an ultrasound device. A BIST circuit may include a transconductance amplifier coupled between a pulser and receive circuitry, a capacitor network coupled between a pulser and receive circuitry, and/or a current source couplable to the input t…
Who is the assignee on this patent?
Bfly Operations Inc
What technology area does this patent fall under?
Primary CPC classification H03K5/24. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 21 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).