Method and apparatus for using universal cavity wafer in wafer level packaging

US10418249B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10418249-B2
Application numberUS-201715846357-A
CountryUS
Kind codeB2
Filing dateDec 19, 2017
Priority dateJun 9, 2015
Publication dateSep 17, 2019
Grant dateSep 17, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronics module assembly is described herein that packages dies using a universal cavity wafer that is independent of electronics module design. In one embodiment, the electronics module assembly can include a cavity wafer having a single frontside cavity that extends over a majority of a frontside surface area of the cavity wafer and a plurality of fillports. The assembly can also include at least one group of dies placed in the frontside cavity and encapsulant that secures the position of the at least one group of dies relative to the cavity wafer. Further, a layer of the encapsulant can cover a backside of the cavity wafer.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronics module assembly, comprising: a cavity wafer having a single frontside cavity that extends over a majority of a frontside surface area of the cavity wafer, a single backside cavity, and a plurality of fillports; at least one group of dies, where the dies are placed in the frontside cavity; and encapsulant that fills the frontside cavity, the backside cavity, and the fillports, wherein the encapsulant secures the position of the at least one group of dies relative to the cavity wafer. 2. The electronics module assembly of claim 1 wherein the dies in the at least one group of dies are interconnected to form an electronic module. 3. The electronics module assembly of claim 1 wherein the frontside cavity is bounded by a full thickness perimeter rim of the cavity wafer. 4. The electronics module assembly of claim 1 where the plurality of fillports are distributed throughout a fillport area that is an area corresponding to the frontside cavity. 5. The electronics module assembly of claim 1 wherein the cavity wafer is made of any rigid material that tolerates 230.degree. C. process temperature. 6. The electronics module assembly of claim 4 , wherein a portion of the fillport area is further cut out and the frontside cavity extends to the space formed by cutting out the portion of the fillport area. 7. The electronics module assembly of claim 1 , wherein the single frontside cavity extends over the majority of the frontside surface area of the cavity wafer except for a perimeter rim. 8. An electronics module assembly, comprising: a cavity wafer having a single frontside cavity that extends over a majority of a frontside surface area of the cavity wafer and a plurality of fillports; at least one group of dies, where the dies are placed in the frontside cavity; and encapsulant that fills the frontside cavity and the fillports, wherein the encapsulant secures the position of the at least one group of dies relative to the cavity wafer, wherein a uniform layer of the encapsulant covers a backside of the cavity wafer. 9. The electronics module assembly of claim 8 wherein the dies in the at least one group of dies are interconnected to form an electronic module. 10. The electronics module assembly of claim 8 wherein the frontside cavity is bounded by a full thickness perimeter rim of the cavity wafer. 11. The electronics module assembly of claim 8 where the plurality of fillports are distributed throughout a fillport area that is an area corresponding to the frontside cavity. 12. The electronics module assembly of claim 8 wherein the cavity wafer is made of any rigid material that tolerates 230.degree. C. process temperature. 13. The electronics module assembly of claim 11 , wherein a portion of the fillport area is further cut out and the frontside cavity extends to the space formed by cutting out the portion of the fillport area. 14. The electronics module assembly of claim 8 wherein a thickness of the layer of the encapsulant covering the backside of the cavity wafer is determined to minimize wafer bow caused by encapsulant in the frontside cavity. 15. The electronics module assembly of claim 8 , wherein the single frontside cavity extends over the majority of the frontside surface area of the cavity wafer except for a perimeter rim.

Assignees

Inventors

Classifications

  • on encapsulations · CPC title

  • On different surfaces · CPC title

  • Semiconductor materials that are electrically insulating, e.g. undoped silicon · CPC title

  • comprising holes having chips therein · CPC title

  • comprising holes not having chips therein, e.g. for outgassing, underfilling or bond wire passage · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10418249B2 cover?
An electronics module assembly is described herein that packages dies using a universal cavity wafer that is independent of electronics module design. In one embodiment, the electronics module assembly can include a cavity wafer having a single frontside cavity that extends over a majority of a frontside surface area of the cavity wafer and a plurality of fillports. The assembly can also includ…
Who is the assignee on this patent?
Charles Stark Draper Laboratory Inc
What technology area does this patent fall under?
Primary CPC classification H10P50/242. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 17 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).