Clear prefetch stream on detection of pipeline flush
US-2025130947-A1 · Apr 24, 2025 · US
This page is not indexed by search engines while we improve data quality.
Cordes Robert A patents
Cordes Robert A is listed as an inventor on 40 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Cordes Robert A |
| Total patents | 40 |
| First publication | Jun 15, 2017 |
| Latest publication | Apr 24, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Writing store data of multiple store operations into a cache line in a single cycle
US-11520704-B1 · Dec 6, 2022 · US
Handling oversize store to load forwarding in a processor
US-11379241-B2 · Jul 5, 2022 · US
Dynamic translation lookaside buffer (TLB) invalidation using virtually tagged cache for load/store operations
US-11263151-B2 · Mar 1, 2022 · US
Area and power efficient mechanism to wakeup store-dependent loads according to store drain merges
US-11243773-B1 · Feb 8, 2022 · US
Handling oversize store to load forwarding in a processor
US-2022035631-A1 · Feb 3, 2022 · US
Dynamic translation lookaside buffer (tlb) invalidation using virtually tagged cache for load/store operations
US-2022035748-A1 · Feb 3, 2022 · US
Fusion of microprocessor store instructions
US-2022019436-A1 · Jan 20, 2022 · US
Handling unaligned load operations in a multi-slice computer processor
US-10884742-B2 · Jan 5, 2021 · US
Handling unaligned load operations in a multi-slice computer processor
US-10831481-B2 · Nov 10, 2020 · US
Recent patents
Latest publications not already listed above.
Preventing hazard flushes in an instruction sequencing unit of a multi-slice processor
US-10761854-B2 · Sep 1, 2020 · US
Instruction age matrix and logic for queues in a processor
US-2019391815-A1 · Dec 26, 2019 · US
Handling unaligned load operations in a multi-slice computer processor
US-2019384602-A1 · Dec 19, 2019 · US
Handling unaligned load operations in a multi-slice computer processor
US-10496406-B2 · Dec 3, 2019 · US
Handling unaligned load operations in a multi-slice computer processor
US-2019286446-A1 · Sep 19, 2019 · US
Handling unaligned load operations in a multi-slice computer processor
US-10409598-B2 · Sep 10, 2019 · US
Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions
US-10268518-B2 · Apr 23, 2019 · US
Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions
US-10255107-B2 · Apr 9, 2019 · US
Extended store forwarding for store misses without cache allocate
US-10223266-B2 · Mar 5, 2019 · US
Out-of-order processor that avoids deadlock in processing queues by designating a most favored instruction
US-10169046-B2 · Jan 1, 2019 · US
Handling unaligned load operations in a multi-slice computer processor
US-2018300136-A1 · Oct 18, 2018 · US
Handling unaligned load operations in a multi-slice computer processor
US-2018300135-A1 · Oct 18, 2018 · US
Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions
US-2018285161-A1 · Oct 4, 2018 · US
Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions
US-2018276132-A1 · Sep 27, 2018 · US
Handling unaligned load operations in a multi-slice computer processor
US-10073697-B2 · Sep 11, 2018 · US
Handling unaligned load operations in a multi-slice computer processor
US-10067763-B2 · Sep 4, 2018 · US
Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions
US-10042770-B2 · Aug 7, 2018 · US
Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions
US-10037229-B2 · Jul 31, 2018 · US
Extended store forwarding for store misses without cache allocate
US-2018150395-A1 · May 31, 2018 · US
Out-of-order processor that avoids deadlock in processing queues by designating a most favored instruction
US-2018121205-A1 · May 3, 2018 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| IBM | 40 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F9/30043 | 34 |
| G06F12/0875 | 30 |
| G06F2212/452 | 29 |
| G06F9/3891 | 26 |
| G06F9/30047 | 16 |