Systems and methods for fabrication of superconducting integrated circuits
US-2018308896-A1 · Oct 25, 2018 · US
US9455392B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9455392-B2 |
| Application number | US-201514610551-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 30, 2015 |
| Priority date | Mar 15, 2013 |
| Publication date | Sep 27, 2016 |
| Grant date | Sep 27, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A coplanar waveguide device includes a coplanar waveguide structure disposed on a substrate, at least one qubit coupled to the coplanar waveguide structure and an add-on chip having a metallized trench, and disposed over the substrate.
Opening claim text (preview).
What is claimed is: 1. A method of fabricating a coplanar waveguide (CPW) device, the method comprising: fabricating a qubit circuit chip; wherein fabricating the qubit circuit chip comprises: patterning a CPW structure; fabricating at least one qubit; and coupling the at least one qubit to the CPW structure; fabricating an add-on chip configured to remove spurious microwave modes from the qubit circuit chip; wherein fabricating the add-on chip comprises: defining a trench in a substrate, the trench matching an outline of the at least one qubit, wherein the trench comprises an opening; and metalizing the trench and the substrate; disposing the add-on chip on the qubit circuit chip such that the opening in the trench faces the qubit circuit chip; and wherein the patterning of the CPW structure comprises forming ground planes on the qubit circuit chip and wherein the ground planes are exposed by the opening. 2. The method of claim 1 , wherein the trench and substrate are metallized with niobium (Nb). 3. The method of claim 1 , wherein patterning the CPW structure further comprises: forming a resonator; forming a drive pad coupled to the resonator; and forming a qubit pocket coupled to the resonator.
Electricity · mapped topic
Manufacturing lines with conductors on a substrate, e.g. strip lines, slot lines · CPC title
Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic · CPC title
Coplanar striplines [CPS] · CPC title
Coplanar lines · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.