Multiple bonding layers for thin-wafer handling

US9263314B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9263314-B2
Application numberUS-201113198294-A
CountryUS
Kind codeB2
Filing dateAug 4, 2011
Priority dateAug 6, 2010
Publication dateFeb 16, 2016
Grant dateFeb 16, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Multiple bonding layer schemes that temporarily join semiconductor substrates are provided. In the inventive bonding scheme, at least one of the layers is directly in contact with the semiconductor substrate and at least two layers within the scheme are in direct contact with one another. The present invention provides several processing options as the different layers within the multilayer structure perform specific functions. More importantly, it will improve performance of the thin-wafer handling solution by providing higher thermal stability, greater compatibility with harsh backside processing steps, protection of bumps on the front side of the wafer by encapsulation, lower stress in the debonding step, and fewer defects on the front side.

First claim

Opening claim text (preview).

We claim: 1. A temporary bonding method comprising: providing a stack comprising: a first substrate having a back surface and a device surface; a cleaning layer adjacent said device surface; a first layer adjacent said cleaning layer, said first layer being selected from the group consisting of bonding layers and rigid layers; and a second substrate having a carrier surface, said first layer being adjacent said carrier surface, said first layer being between said cleaning layer and said second substrate; separating said first and second substrates; and contacting said cleaning layer with a remover solution so as to substantially remove said cleaning layer and any first layer residue remaining after said separating. 2. The method of claim 1 , further comprising a second bonding layer between said first layer and said carrier surface. 3. The method of claim 2 , wherein said contacting substantially removes said second bonding layer. 4. The method of claim 1 , wherein said separating comprises heating said stack to a temperature sufficiently high so as to soften said first layer sufficiently to allow said first and second substrates to be separated. 5. The method of claim 2 , wherein said separating comprises heating said stack to a temperature sufficiently high so as to soften said second bonding layer sufficiently to allow said first and second substrates to be separated.

Assignees

Inventors

Classifications

  • the bond interface between the auxiliary support and the wafer comprising two or more, e.g. multilayer adhesive or adhesive and release layer · CPC title

  • Methods of delaminating, per se; i.e. , separating at bonding face · CPC title

  • Polymer of monoethylenically unsaturated hydrocarbon · CPC title

  • Of polyamide · CPC title

  • including components having same physical characteristic in differing degree · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9263314B2 cover?
Multiple bonding layer schemes that temporarily join semiconductor substrates are provided. In the inventive bonding scheme, at least one of the layers is directly in contact with the semiconductor substrate and at least two layers within the scheme are in direct contact with one another. The present invention provides several processing options as the different layers within the multilayer str…
Who is the assignee on this patent?
Puligadda Rama, Zhong Xing-Fu, Flaim Tony D, and 2 more
What technology area does this patent fall under?
Primary CPC classification H10P90/1914. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 16 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).