Apparatus for testing electronic devices

US11860221B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11860221-B2
Application numberUS-202217574300-A
CountryUS
Kind codeB2
Filing dateJan 12, 2022
Priority dateApr 27, 2005
Publication dateJan 2, 2024
Grant dateJan 2, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus is described for burn-in and/or functional testing of microelectronic circuits of unsingulated wafers. A large number of power, ground, and signal connections can be made to a large number of contacts on a wafer. The apparatus has a cartridge that allows for fanning-in of electric paths. A distribution board has a plurality of interfaces that are strategically positioned to provide a dense configuration. The interfaces are connected through flexible attachments to an array of first connector modules. Each one of the first connector modules can be independently connected to a respective one of a plurality of second connector modules, thereby reducing stresses on a frame of the apparatus. Further features include for example a piston that allows for tight control of forces exerted by terminals onto contacts of a wafer.

First claim

Opening claim text (preview).

What is claimed: 1. An apparatus for testing integrated circuits of devices, comprising: at least one frame; a holder for a device, secured to the frame; a contactor support structure held by the frame; a plurality of terminals, held by the contactor support structure, for contacting respective contacts of a device; at least first and second interfaces, on the contactor support structure, each having at least one row of contacts for contacting a respective terminal of a connector, the rows of the contacts of the interfaces being at an angle between 0° and 180° relative to one another; and a plurality of conductors, held by the contactor support structure, connecting the contacts of the interfaces and the terminals on the contactor support structure to one another, the holder and contactor support structure being movable relative to one another so that each one of the terminals releasably makes contact with a respective contact of the device; a power source; a power electrical path connecting the power source to a power terminal of the terminals held by the support structure; a signal source; and a plurality of signal electrical paths, each connecting the signal source to a respective signal terminal of the terminals held by the support structure. 2. The apparatus of claim 1 , wherein the angle is substantially 90°. 3. The apparatus of claim 1 , comprising at least a third of said interfaces, wherein the row of contacts of the third interface is between the row of contacts of the first interface and the terminals held by the contactor support structure. 4. The apparatus of claim 3 , wherein the rows of contacts of the first and third interfaces are substantially parallel to one another. 5. The apparatus of claim 1 , wherein the contactor support structure has two threaded openings at opposing ends of each interface, for securing the respective connectors to the contactor support structure. 6. The apparatus of claim 1 , wherein the contactor support structure includes a distribution substrate and a circular contactor substrate secured to the distribution substrate, the terminals held by the contactor support structure being held by the contactor substrate and the contacts on the contactor support structure being on the distribution substrate. 7. An apparatus for testing integrated circuits of devices, comprising: at least one frame; a holder for a device, secured to the frame; a contactor support structure held by the frame; a plurality of terminals, held by the contactor support structure, for contacting respective contacts of a device; at least first and second interfaces, on the contactor support structure, each having at least one row of contacts for contacting a respective terminal of a connector, the row of contacts of the second interface being between the row of contacts of the first interface and the terminals held by the contactor support structure; and a plurality of conductors, held by the contactor support structure, connecting the contacts of the interfaces and the terminals on the contactor support structure to one another; a plurality of terminals held by the contactor support structure, the holder and contactor support structure being movable relative to one another so that each one of the terminals releasably makes contact with a respective contact of the device; a power source; a power electrical path connecting the power source to a power terminal of the terminals held by the support structure; a signal source; and a plurality of signal electrical paths, each connecting the signal source to a respective signal terminal of the terminals held by the support structure. 8. The apparatus of claim 7 , comprising at least a third of said interfaces, wherein the row of contacts of the second interface is between the row of contacts of the first interface and the terminals held by the contactor support structure. 9. The apparatus of claim 7 , wherein the contactor support structure has two threaded openings at opposing ends of each interface, for securing the respective connectors to the contactor support structure. 10. An apparatus for testing integrated circuits of devices, comprising: at least one frame; a holder for a device, secured to the frame; a contactor support structure held by the frame; a plurality of terminals, held by the contactor support structure within an inner area of the contactor support structure, for contacting respective contacts of a device under test; a plurality of interfaces on the contactor support structure, each interface having at least one row of contacts for contacting a respective terminal of a connector, a combined length of the rows being more than a length of a periphery of the inner area; and a plurality of conductors, held by the contactor support structure, connecting the contacts of the interfaces and the terminals on the contactor support structure to one another; a plurality of terminals held by the support structure, the holder and support structure being movable relative to one another so that each one of the terminals releasably makes contact with a respective contact of the device; a power source; a power electrical path connecting the power source to a power terminal of the terminals held by the contactor support structure; a signal source; and a plurality of signal electrical paths, each connecting the signal source to a respective signal terminal of the terminals held by the contactor support structure. 11. The apparatus of claim 10 , the rows of the contacts of the interfaces being at an angle between 0° and 180° relative to one another. 12. The apparatus of claim 10 , a row of contacts of a first of the interfaces being between a row of contacts of a second of the interfaces.

Assignees

Inventors

Classifications

  • H10P74/00Primary

    Testing or measuring during manufacture or treatment of wafers, substrates or devices · CPC title

  • G01R31/287Primary

    Procedures; Software aspects · CPC title

  • Environmental or reliability tests (of individual semiconductors G01R31/2642; of PCB's G01R31/2817; of IC's G01R31/2855; of other circuits G01R31/2849) · CPC title

  • Testing of individual semiconductor devices (testing of photovoltaic devices H02S50/10; testing or measuring during manufacture or treatment {H10P74/00}) · CPC title

  • Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11860221B2 cover?
An apparatus is described for burn-in and/or functional testing of microelectronic circuits of unsingulated wafers. A large number of power, ground, and signal connections can be made to a large number of contacts on a wafer. The apparatus has a cartridge that allows for fanning-in of electric paths. A distribution board has a plurality of interfaces that are strategically positioned to provide…
Who is the assignee on this patent?
Aehr Test Systems
What technology area does this patent fall under?
Primary CPC classification H10P74/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 02 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).