Semiconductor structure and process thereof
US-9570339-B2 · Feb 14, 2017 · US
US11569133B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11569133-B2 |
| Application number | US-202016859959-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 27, 2020 |
| Priority date | Dec 4, 2017 |
| Publication date | Jan 31, 2023 |
| Grant date | Jan 31, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device includes a fin-shaped structure on a substrate, a gate structure on the fin-shaped structure and an interlayer dielectric (ILD) layer around the gate structure, and a single diffusion break (SDB) structure in the ILD layer and the fin-shaped structure. Preferably, the SDB structure includes a bottom portion and a top portion on the bottom portion, in which the top portion and the bottom portion include different widths.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device, comprising: a fin-shaped structure on a substrate; a gate structure on the fin-shaped structure and an interlayer dielectric (ILD) layer around the gate structure; a single diffusion break (SDB) structure in the ILD layer and the fin-shaped structure, wherein the SDB structure comprises: a bottom portion; and a top portion on the bottom portion, wherein the top portion and the bottom portion comprise different widths, a top surface of the bottom portion is higher than a top surface of the fin-shaped structure and even with a top surface of the gate structure. 2. A semiconductor device, comprising: a fin-shaped structure on a substrate; a gate structure on the fin-shaped structure and an interlayer dielectric (ILD) layer around the gate structure; a single diffusion break (SDB) structure in the ILD layer and the fin-shaped structure, wherein the SDB structure comprises: a bottom portion; and a top portion on the bottom portion, wherein the top portion and the bottom portion comprise different widths and a top surface of the bottom portion is higher than a top surface of the fin-shaped structure; and an air gap in the SDB structure, wherein a top surface of the air gap is higher than a top surface of the gate structure.
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.