Etching method and substrate processing apparatus
US-2015214474-A1 · Jul 30, 2015 · US
US10998187B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10998187-B2 |
| Application number | US-201916713557-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 13, 2019 |
| Priority date | Apr 19, 2017 |
| Publication date | May 4, 2021 |
| Grant date | May 4, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Methods are provided for conducting a deposition on a semiconductor substrate by selectively depositing a material on the substrate. The substrate has a plurality of substrate materials, each with a different nucleation delay corresponding to the material deposited thereon. Specifically, the nucleation delay associated with a first substrate material on which deposition is intended is less than the nucleation delay associated with a second substrate material on which deposition is not intended according to a nucleation delay differential, which degrades as deposition proceeds. A portion of the deposited material is etched to reestablish the nucleation delay differential between the first and the second substrate materials. The material is further selectively deposited on the substrate.
Opening claim text (preview).
What is claimed is: 1. An apparatus for processing substrates, the apparatus comprising: a process chamber having a substrate-supporting chuck; one or more gas inlets into the process chamber and associated flow-control hardware; and a controller having a processor and a memory, wherein the processor and the memory are communicatively connected with one another, the processor is at least operatively connected with the flow-control hardware, and the memory stores computer-executable instructions for controlling the processor to at least control the flow-control hardware by: (a) exposing a substrate housed in the process chamber to alternating pulses of a first reactant and a second reactant to deposit a film over the substrate, the substrate having a first substrate material on which deposition of the film is intended and a second substrate material on which deposition of the film is not intended, the second substrate material being different from the first substrate material, and a nucleation delay for the first substrate material being less than a nucleation delay for the second substrate material according to a nucleation delay differential, which degrades upon proceeding with the film deposition; and (b) exposing the substrate housed in the chamber to alternating pulses of an etching gas and a removal gas to etch a portion of the film deposited in (a) to reset the nucleation delay differential between the first and second substrate materials; wherein (a) and (b) result in net deposition of the film on the first substrate material. 2. The apparatus of claim 1 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware by repeating (a) and (b) in the same chamber. 3. The apparatus of claim 1 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware so that (a) and (b) are performed without breaking vacuum. 4. The apparatus of claim 2 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware so that (a) and (b) are performed without breaking vacuum. 5. The apparatus of claim 1 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware so that the first reactant is a deposition precursor to modify a surface of the substrate, and the second reactant is a reducing agent to deposit the material. 6. The apparatus of claim 1 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware so that the material to be deposited is aluminum nitride (AlN). 7. The apparatus of claim 6 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware so that trimethylaluminum provides aluminum for the aluminum nitride to be deposited. 8. The apparatus of claim 7 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware so that the trimethylaluminum is deposited in a temperature range from 250° C. to 350° C. 9. The apparatus of claim 1 , wherein the memory further stores computer-executable instructions for controlling the processor to at least control the flow-control hardware so that the removal gas is a carrier gas selected from the group consisting of N 2 , Ar, He, and Ne.
characterised by the construction of the load-lock chamber · CPC title
surrounding a central transfer chamber · CPC title
of materials not containing Si, e.g. PZT or Al2O3 · CPC title
the material containing aluminium, e.g. Al2O3 · CPC title
deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.