Utilizing structured sparsity in systolic arrays
US-2026093488-A1 · Apr 2, 2026 · US
This page is not indexed by search engines while we improve data quality.
Marwaha Shubra patents
Marwaha Shubra is listed as an inventor on 41 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Marwaha Shubra |
| Total patents | 41 |
| First publication | Oct 24, 2019 |
| Latest publication | Apr 2, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Sharing register file usage between fused processing resources
US-12430128-B2 · Sep 30, 2025 · US
Utilizing structured sparsity in systolic arrays
US-12405787-B2 · Sep 2, 2025 · US
Stochastic rounding circuit
US-2025130769-A1 · Apr 24, 2025 · US
Floating point bias switching
US-2025130774-A1 · Apr 24, 2025 · US
Floating-point conversion circuit
US-2025130767-A1 · Apr 24, 2025 · US
Multi-format operand circuit
US-2025130794-A1 · Apr 24, 2025 · US
Scalable sparse matrix multiply acceleration using systolic arrays with feedback inputs
US-2024427847-A1 · Dec 26, 2024 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-2024362180-A1 · Oct 31, 2024 · US
Utilizing structured sparsity in systolic arrays
US-2024320000-A1 · Sep 26, 2024 · US
Recent patents
Latest publications not already listed above.
Scalable sparse matrix multiply acceleration using systolic arrays with feedback inputs
US-12039001-B2 · Jul 16, 2024 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-12007935-B2 · Jun 11, 2024 · US
Sparse matrix multiplication acceleration mechanism
US-12008067-B2 · Jun 11, 2024 · US
Utilizing structured sparsity in systolic arrays
US-11977885-B2 · May 7, 2024 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-11954063-B2 · Apr 9, 2024 · US
Sharing register file usage between fused processing resources
US-2024053985-A1 · Feb 15, 2024 · US
Instruction and logic for systolic dot product with accumulate
US-2023297373-A1 · Sep 21, 2023 · US
Scalable sparse matrix multiply acceleration using systolic arrays with feedback inputs
US-2023281272-A1 · Sep 7, 2023 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-11709793-B2 · Jul 25, 2023 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-2023195685-A1 · Jun 22, 2023 · US
Instruction and logic for systolic dot product with accumulate
US-11640297-B2 · May 2, 2023 · US
Scalable sparse matrix multiply acceleration using systolic arrays with feedback inputs
US-11636174-B2 · Apr 25, 2023 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-2022365901-A1 · Nov 17, 2022 · US
Dot product multiplier mechanism
US-11416580-B2 · Aug 16, 2022 · US
Sharing register file usage between fused processing resources
US-2022206795-A1 · Jun 30, 2022 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-11361496-B2 · Jun 14, 2022 · US
Sparse matrix multiplication acceleration mechanism
US-2022171827-A1 · Jun 2, 2022 · US
Scalable sparse matrix multiply acceleration using systolic arrays with feedback inputs
US-2022156343-A1 · May 19, 2022 · US
Graphics processors and graphics processing units having dot product accumulate instruction for hybrid floating point format
US-2022129266-A1 · Apr 28, 2022 · US
Sharing register file usage between fused processing resources
US-11221848-B2 · Jan 11, 2022 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 37 |
| Advanced Micro Devices Inc | 4 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F9/3001 | 37 |
| G06F9/30036 | 35 |
| G06F17/16 | 32 |
| G06T1/20 | 25 |
| G06N3/08 | 25 |