Memory system, operating method of the memory system, and interface circuit of the memory system
US-12586645-B2 · Mar 24, 2026 · US
This page is not indexed by search engines while we improve data quality.
Jo Youngmin patents
Jo Youngmin is listed as an inventor on 54 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Jo Youngmin |
| Total patents | 54 |
| First publication | May 6, 2021 |
| Latest publication | Mar 24, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Memory device including on-die termination circuit, storage controller, and storage device including the same
US-2026029959-A1 · Jan 29, 2026 · US
Memory system and method for implementing multi-level signaling in memory interface
US-2025355801-A1 · Nov 20, 2025 · US
Memory apparatus and operation method thereof
US-2025355568-A1 · Nov 20, 2025 · US
Nonvolatile memory package, storage device including the same, and method of operating thereof
US-12462857-B2 · Nov 4, 2025 · US
Input circuit, memory interface circuit and memory system
US-2025307136-A1 · Oct 2, 2025 · US
Memory package performing training operation using address-delay mapping and memory system including the same
US-12431173-B2 · Sep 30, 2025 · US
Nonvolatile memory device and memory system including the same
US-12394460-B2 · Aug 19, 2025 · US
ZQ calibration circuit for multiple interfaces
US-12394452-B2 · Aug 19, 2025 · US
Memory device including interface circuit and operating method thereof
US-2025224876-A1 · Jul 10, 2025 · US
Recent patents
Latest publications not already listed above.
Storage device, buffer chip, and method of operating storage device
US-2025190144-A1 · Jun 12, 2025 · US
Semiconductor device and memory system including the same
US-2025182802-A1 · Jun 5, 2025 · US
Storage device for transmitting data having an embedded command in both directions of a shared channel, and a method of operating the storage device
US-2025123776-A1 · Apr 17, 2025 · US
Memory system including an interface circuit connecting a controller and memory
US-12237046-B2 · Feb 25, 2025 · US
Storage device for transmitting data having an embedded command in both directions of a shared channel, and a method of operating the storage device
US-12210773-B2 · Jan 28, 2025 · US
Memory device that includes a duty correction circuit, memory controller that includes a duty sensing circuit, and storage device that includes a memory device
US-2024379141-A1 · Nov 14, 2024 · US
Three-dimensionally stacked multi-modal sensor for simultaneously detecting pressure and temperature and method of manufacturing same
US-2024337544-A1 · Oct 10, 2024 · US
Storage device including buffer chip and method for per-pin training using buffer chip
US-2024321330-A1 · Sep 26, 2024 · US
Nonvolatile memory package, storage device including the same, and method of operating thereof
US-2024312551-A1 · Sep 19, 2024 · US
Nonvolatile memory package, storage device including the same, and method of operating the same
US-2024295989-A1 · Sep 5, 2024 · US
Memory device that includes a duty correction circuit, memory controller that includes a duty sensing circuit, and storage device that includes a memory device
US-12073917-B2 · Aug 27, 2024 · US
Memory system, operating method of the memory system, and interface circuit of the memory system
US-2024282378-A1 · Aug 22, 2024 · US
Nonvolatile memory device and memory system including the same
US-2024274173-A1 · Aug 15, 2024 · US
Memory package performing training operation using address-delay mapping and memory system including the same
US-2024257848-A1 · Aug 1, 2024 · US
3d artificial skin model and method for producing the same
US-2024257668-A1 · Aug 1, 2024 · US
Memory system, operating method of the memory system, and interface circuit of the memory system
US-2024257850-A1 · Aug 1, 2024 · US
Nonvolatile memory device and storage device including the nonvolatile memory device
US-11984170-B2 · May 14, 2024 · US
Zq calibration circuit for multiple interfaces
US-2024096382-A1 · Mar 21, 2024 · US
Memory device including multiple memory chips and data signal lines and a method of operating the memory device
US-11810638-B2 · Nov 7, 2023 · US
Memory device supporting DBI interface and operating method of memory device
US-11756592-B2 · Sep 12, 2023 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Samsung Electronics Co Ltd | 52 |
| Korea Advanced Inst Sci & Tech | 1 |
| Postech Res & Business Dev Found | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G11C7/222 | 25 |
| G06F3/0658 | 25 |
| G11C29/028 | 23 |
| G06F3/0659 | 20 |
| G11C16/0483 | 18 |