Circuit for clamping current in a charge pump
US-2016359408-A1 · Dec 8, 2016 · US
US9787178B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9787178-B2 |
| Application number | US-201715591448-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 10, 2017 |
| Priority date | Jan 21, 2014 |
| Publication date | Oct 10, 2017 |
| Grant date | Oct 10, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A current mirror circuit includes: a reference current circuit including a reference transistor and a constant current source coupled between a high potential source and a low potential source; a first proportional current circuit, including a first transistor that forms a first current mirror circuit with the reference transistor, to generate a first current having a first ratio to a reference current of the reference current circuit; a second proportional current circuit, including a second transistor that forms a second current mirror circuit with the reference transistor, to generate a second current having a second ratio to the reference current; a comparison circuit to output a difference between a drain voltage of the first transistor and a drain voltage of the second transistor; and a current adjustment transistor coupled to a drain of the second transistor and including a gate to which an output of the comparison circuit is applied.
Opening claim text (preview).
What is claimed is: 1. A charge pump circuit comprising: a reference current circuit including a reference transistor and a constant current source that are coupled in series between a high potential source and a low potential source; a first proportional current circuit, including a first transistor and a third transistor that have different polarities and are coupled in series between the high potential source and the low potential source so that the first transistor forms a first current mirror circuit with the reference transistor, configured to generate a first current having a first ratio to a reference current of the reference current circuit; a second proportional current circuit, including a second transistor and a fourth transistor that have different polarities and are coupled in series between the high potential source and the low potential source so that the second transistor forms a second current mirror circuit with the reference transistor, configured to generate a second current having a second ratio to the reference current; a comparison circuit configured to output a difference between a drain voltage of the first transistor and a drain voltage of the second transistor; a current adjustment transistor coupled between the second transistor and the fourth transistor and including a gate to which the output of the comparison circuit is applied; and a first switch and a second switch coupled in series between the first transistor and the third transistor. 2. The charge pump circuit according to claim 1 , wherein a polarity of the second transistor is identical to a polarity of the current adjustment transistor. 3. The charge pump circuit according to claim 1 , wherein the third transistor and the fourth transistor forms a third current mirror circuit, and a charge current having the first ratio and a discharge current having the first ratio are output and input from and to a connection node between the first switch and the second switch. 4. The charge pump circuit according to claim 1 , wherein an input of the comparison circuit is coupled to a loop filter which is coupled to one of a drain of the first transistor and the drain of the second transistor. 5. A charge pump circuit comprising: a reference current circuit including a reference transistor and a constant current source that are coupled in series between a high potential source and a low potential source; a first proportional current circuit, including a first transistor and a third transistor that have different polarities and are coupled in series between the high potential source and the low potential source so that the first transistor forms a first current mirror circuit with the reference transistor, configured to generate a first current having a first ratio to a reference current of the reference current circuit; a second proportional current circuit, including a second transistor and a fourth transistor that have different polarities and are coupled in series between the high potential source and the low potential source so that the second transistor forms a second current mirror circuit with the reference transistor, to generate a second current having a second ratio to the reference current; a transistor column including a fifth transistor and a sixth transistor that have different polarities and are coupled in series between the high potential source and the low potential source so that the fifth transistor and the sixth transistor constitute a differential pair with the first transistor and the third transistor; a comparison circuit configured to output a difference between a drain voltage of the first transistor and a drain voltage of the second transistor; and a current adjustment transistor coupled between the second transistor and the fourth transistor and including a gate to which the output of the comparison circuit is applied. 6. The charge pump circuit according to claim 5 , wherein a polarity of the second transistor is identical to a polarity of the current adjustment transistor. 7. The charge pump circuit according to claim 5 , further comprising: a current source transistor coupled between one of the high potential source and the low potential source and a shared source of the differential pair. 8. The charge pump circuit according to claim 5 , wherein the current source transistor and the fourth transistor form a third current mirror circuit, and the current source transistor generates a current that is twice a current that flows through the fourth transistor. 9. The charge pump circuit according to claim 5 , wherein an input of the comparison circuit is coupled to a loop filter which is coupled to one of a drain of the first transistor and a drain of the second transistor.
Details of the current generators (H03L7/0893 takes precedence) · CPC title
Current mirrors · CPC title
with at least one differential stage · CPC title
Details of the phase-locked loop · CPC title
using capacitors charged and discharged alternately by semiconductor devices with control electrode {, e.g. charge pumps} · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.