Time domain temperature sensor circuit with enhanced resolution
US-2019277705-A1 · Sep 12, 2019 · US
US9646747B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9646747-B2 |
| Application number | US-201214373900-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 26, 2012 |
| Priority date | Jan 27, 2012 |
| Publication date | May 9, 2017 |
| Grant date | May 9, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A chip component includes a substrate, an element circuit network including a plurality of element parts formed on the substrate, an external connection electrode provided on a surface of the substrate to provide external connection for the element circuit network, a plurality of fuses formed on the substrate and disconnectably connecting each of the plurality of element parts to the external connection electrode, a solder layer formed on an external connection terminal of the external connection electrode and a resin film which covers the surface of the substrate and other surface which intersects the surface of the substrate.
Opening claim text (preview).
What is claimed is: 1. A chip resistor comprising: a substrate; an element circuit network including a plurality of element parts formed on the substrate, the element circuit network including a resistor network having a plurality of resistor bodies formed on the substrate, the resistor bodies each including a resistor body film formed on the substrate, wherein a wiring film is laminated on the resistor body film; an external connection electrode provided on one of two main surfaces of the substrate to provide external connection for the element circuit network; a plurality of fuses formed on the substrate and disconnectably connecting each of the plurality of element parts to the external connection electrode; a solder layer formed on an external connection terminal of the external connection electrode; and a resin film, which covers the one of the two main surfaces of the substrate and a side surface of the substrate. 2. The chip resistor according to claim 1 , wherein the wiring film and the fuses are conductor films formed at the same layer and the conductor films are also provided on the substrate at which the external connection electrode is provided. 3. The chip resistor according to claim 2 , wherein the external connection electrode is formed from a conductor material laminated on a conductor film forming a portion of the element circuit network. 4. The chip resistor according to claim 3 , wherein the conductor material includes a conductor material film with a multilayer structure. 5. The chip resistor according to claim 2 , wherein the external connection electrode includes a nickel layer, a palladium layer, a gold layer, and a solder layer. 6. The chip resistor according to claim 2 , wherein the external connection electrode includes a copper layer and a solder layer.
using temporarily an auxiliary support · CPC title
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
Encapsulations, e.g. protective coatings · CPC title
Package configurations · CPC title
Die-attach connectors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.