Deep trench polysilicon fin first
US-2016181252-A1 · Jun 23, 2016 · US
US9536945B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9536945-B1 |
| Application number | US-201514814142-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jul 30, 2015 |
| Priority date | Jul 30, 2015 |
| Publication date | Jan 3, 2017 |
| Grant date | Jan 3, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device includes a monocrystalline substrate configured to form a channel region between two recesses in the substrate. A gate conductor is formed on a passivation layer over the channel region. Dielectric pads are formed in a bottom of the recesses and configured to prevent leakage to the substrate. Source and drain regions are formed in the recesses on the dielectric pads from a deposited non-crystalline n-type material with the source and drain regions making contact with the channel region.
Opening claim text (preview).
The invention claimed is: 1. A semiconductor device, comprising: a monocrystalline substrate configured to form a channel region between two recesses in the substrate; a gate conductor formed on a passivation layer over the channel region; dielectric pads formed in a bottom of the recesses and configured to prevent leakage to the substrate; and source and drain regions formed in the recesses on the dielectric pads from a deposited non-crystalline n-type material with the source and drain regions making contact with the channel region. 2. The semiconductor device as recited in claim 1 , wherein the n-type material includes ZnO. 3. The semiconductor device as recited in claim 2 , wherein the ZnO is Al-doped. 4. The semiconductor device as recited in claim 1 , wherein the source and drain regions extend over vertical sides of the dielectric pads. 5. The semiconductor device as recited in claim 1 , wherein the source and drain regions extend above a surface of the substrate. 6. The semiconductor device as recited in claim 1 , wherein the n-type material includes an amorphous phase. 7. The semiconductor device as recited in claim 1 , wherein the substrate includes a III-V materials and the source and drain regions include a II-VI material. 8. The semiconductor device as recited in claim 1 , wherein the source and drain regions extend below the passivation layer on sides of the recesses. 9. A semiconductor device, comprising: a III-V monocrystalline substrate having a passivation layer formed thereon, the substrate being configured to form a channel region between two recesses in the substrate, the recesses forming undercut regions in the substrate below the passivation layer; a gate conductor formed on the passivation layer over the channel region; dielectric pads formed in a bottom of the recesses between the undercut regions, the undercut regions being free from dielectric material of the dielectric pads, the dielectric pads being configured to prevent leakage to the substrate; and source and drain regions formed from ZnO deposited in the recesses over the dielectric pads, the source and drain regions making contact with the channel region. 10. The semiconductor device as recited in claim 9 , wherein the ZnO is Al-doped. 11. The semiconductor device as recited in claim 9 , wherein the source and drain regions extend over vertical sides of the dielectric pads. 12. The semiconductor device as recited in claim 9 , wherein the source and drain regions extend above a surface of the substrate. 13. The semiconductor device as recited in claim 9 , wherein the ZnO includes an amorphous phase. 14. The semiconductor device as recited in claim 9 , wherein the source and drain regions extend below the passivation layer in the undercut regions.
N-type · CPC title
characterised by the sectional shape, e.g. T or inverted-T · CPC title
being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title
Oxides · CPC title
the insulator being formed after the semiconductor body, the semiconductor being a Group III-V material · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.