Time domain temperature sensor circuit with enhanced resolution
US-2019277705-A1 · Sep 12, 2019 · US
US9240264B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9240264-B2 |
| Application number | US-201314027762-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 16, 2013 |
| Priority date | Jul 26, 2010 |
| Publication date | Jan 19, 2016 |
| Grant date | Jan 19, 2016 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An analog amplifier for amplifying an analog signal and an analog filter is provided. In particular, an apparatus and method for controlling gain and cutoff frequency of the variable gain amplifier and the variable cutoff frequency filter that is capable of changing the gain and cutoff frequency are provided. The variable resistor includes a plurality of resistor segments in the variable resistor and, when a plurality of resistance candidates for the variable resistor is arranged in order of size, the resistance candidates form a geometric series.
Opening claim text (preview).
What is claimed is: 1. A variable resistor comprising: a plurality of resistor segments; and a plurality of switches connected to the plurality of resistor segments; wherein the plurality of switches control connection states of the plurality of resistor segments according to individual bits or combinations of the individual bits of a control signal of N bits, and wherein a resistance of the variable resistor is determined according to an exponential function based on the control signal of N bits. 2. The variable resistor of claim 1 , wherein the resistance of the variable resistor is determined according to a Taylor approximation coefficients of the exponential function based on the control signal of N bits. 3. The variable resistor of claim 1 , wherein the plurality of switches are connected in parallel to corresponding resistor segments of the plurality of resistor segments. 4. The variable resistor of claim 1 , wherein the plurality of resistor segments are connected to each other in series based on the connection states of the plurality of switches. 5. The variable resistor of claim 1 , wherein the plurality of resistor segments comprises a first resistor segment and a plurality of second resistor segments, and wherein the plurality of switches are connected to a corresponding resistor segment of the plurality of second resistor segments in parallel. 6. The variable resistor of claim 1 , wherein a total resistance of the variable resistor is varying exponentially according to the connection states of the plurality of resistor segments. 7. The variable resistor of claim 6 , the total resistance of the variable resistor varying exponentially comprises the total resistance of the variable resistor having a geometric series. 8. The variable resistor of claim 6 , wherein the total resistance of the variable resistor includes a value approximating a geometric series. 9. The variable resistor of claim 1 , wherein the plurality of resistor segments comprises 2 N resistor segments. 10. The variable resistor of claim 1 , wherein the plurality of switches comprises at least 2 N −1 switches. 11. The variable resistor of claim 10 , further comprising a plurality of logic devices to selectively actuate the at least 2 N −1 switches using the control signal of N bits. 12. The variable resistor of claim 11 , wherein the plurality of logic devices comprises a plurality of AND logic gates for receiving the control signal of N bits to actuate the plurality of switches. 13. The variable resistor of claim 1 , wherein a first switch and a second switch of the plurality of switches are associated with a particular resistor segment of the resistor segments, and wherein the first switch is configured to connect the particular resistor segment to the variable resistor and the second switch is configured to disconnect the particular resistor segment from the variable resistor. 14. The variable resistor of claim 1 , wherein a first switch of the plurality of switches is associated with a particular resistor segment of the resistor segments, and wherein the first switch is configured to selectively connect the particular resistor segment to the variable resistor. 15. The variable resistor of claim 1 , further comprising a parallel switch configured to be in parallel with at least two switches of the plurality of switches. 16. The variable resistor of claim 15 , wherein the parallel switch is configured to reduce parasitic resistances associated with the at least two switches of the plurality of switches. 17. A method for controlling a variable resistor, the method comprising: determining a resistance of a variable resistor including a plurality of resistor segments according to an exponential function; and applying a control signal of N bits to a plurality of switches connected to the plurality of resistor segments for controlling connection states of the plurality of resistor segments according to individual bits or combinations of the individual bits. 18. The method of claim 17 , wherein the determining the resistance of the plurality of resistor segments comprises determining the resistance of the plurality of resistor segments according to a Taylor approximation coefficients of the exponential function based on the control signal of N bits. 19. The method of claim 17 , wherein the plurality of switches are connected in parallel to a corresponding resistor segment of the plurality of resistor segments. 20. At least one non-transitory processor readable medium for storing a computer program of instructions configured to be readable by at least one processor for instructing the at least one processor to execute a computer process for performing the method as recited in claim 17 .
comprising an element controlled by an electric or magnetic variable (H03H7/27 takes precedence) · CPC title
structurally combined with switching arrangements (H01C10/36 takes precedence) · CPC title
using discontinuously variable devices, e.g. switch-operated · CPC title
including plural resistive elements · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.