Readout circuit and method of using the same
US-9706143-B2 · Jul 11, 2017 · US
US9054738B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9054738-B2 |
| Application number | US-201414286699-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 23, 2014 |
| Priority date | May 24, 2013 |
| Publication date | Jun 9, 2015 |
| Grant date | Jun 9, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention provides a quantizer with a sigma-delta modulator, an analog-to-digital converter including the same and a quantization method using the same capable of obtaining a high signal-to-noise ratio with a relatively small number of comparators. The quantizer, the analog-to-digital converter and the quantization method of the present invention reduces quantization errors and increases noise shaping order.
Opening claim text (preview).
What is claimed is: 1. A quantizer comprising: a signal interpolator configured to interpolate a first sample through an N th sample included in a sampled signal to generate an interpolated signal; a sigma-delta modulator configured to subject the interpolated signal to a sigma-delta modulation to generate a sigma-delta modulated signal; an averaging filter configured to average the sigma-delta modulated signal to generate an average signal; a downsampler configured to downsample the average signal; an integrator configured to integrate an output signal of the downsampler; and a subtractor configured to input a difference between an output signal of the integrator and the sampled signal to the signal interpolator (where N is a natural number). 2. The quantizer in accordance with claim 1 , wherein the signal interpolator comprises an M-times sample repeater configured to generate (M×N) samples by repeating each of the first sample through the N th sample M times (where M is a natural number). 3. The quantizer in accordance with claim 2 , wherein the downsampler comprises an M-times downsampler configured to downsample the average signal by M times. 4. The quantizer in accordance with claim 2 , wherein the sigma-delta modulator comprises a comparator unit and a sigma-delta loop connected between an input terminal and an output terminal of the comparator unit. 5. The quantizer in accordance with claim 4 , wherein the sigma-delta modulator is configured to compare an amplitude of each of the (M×N) samples with a threshold of the comparator unit to output a first pulse signal through an N th pulse signal corresponding to differences between the threshold and the amplitude of each of the (M×N) samples as the sigma-delta modulated signal. 6. The quantizer in accordance with claim 5 , wherein the averaging filter generates the average signal obtained by averaging each of the first pulse signal through the N th pulse signal. 7. A quantization method comprising: (a) interpolating a first sample through an N th sample included in a sampled signal to generate an interpolated signal; (b) subjecting the interpolated signal to a sigma-delta modulation to generate a sigma-delta modulated signal; (c) averaging the sigma-delta modulated signal to generate an average signal; (d) downsampling the average signal generated in the step (c); (e) integrating a signal obtained by downsampling the average signal in the step (d); and (f) interpolating a difference between the signal in the step (e) and the sampled signal (where N is a natural number). 8. The method in accordance with claim 7 , wherein the step (a) comprises repeating each of the first sample through the N th sample M times to generate (M×N) samples (where M is a natural number). 9. The method in accordance with claim 8 , wherein the step (d) comprises downsampling the average signal by M times. 10. The method in accordance with claim 8 , wherein the step (b) comprises comparing an amplitude of each of the (M×N) samples with a threshold value to output a first pulse signal through an N th pulse signal corresponding to differences between the threshold value and the amplitude of each of the (M×N) samples. 11. The method in accordance with claim 10 , wherein the step (c) comprises generating the average signal obtained by averaging each of the first pulse signal through the N th pulse signal. 12. An analog-to-digital converter capable of converting an analog signal to a digital signal, comprising a quantizer including a signal interpolator configured to interpolate a first sample through an N th sample included in a sampled signal to generate an interpolated signal; a sigma-delta modulator configured to subject the interpolated signal to a sigma-delta modulation to generate a sigma-delta modulated signal; an averaging filter configured to average the sigma-delta modulated signal to generate an average signal; and a downsampler configured to downsample the average signal; an integrator configured to integrate an output signal of the downsampler; and a subtractor configured to input a difference between an output signal of the integrator and the sampled signal to the signal interpolator (where N is a natural number). 13. The analog-to-digital converter in accordance with claim 12 , wherein the signal interpolator comprises an M-times sample repeater configured to generate (M×N) samples by repeating each of the first sample through the N th sample M times (where M is a natural number). 14. The analog-to-digital converter in accordance with claim 13 , wherein the downsampler comprises an M-times downsampler configured to downsample the average signal. 15. The analog-to-digital converter in accordance with claim 13 , wherein the sigma-delta modulator comprises a comparator unit and a sigma-delta loop connected between an input terminal and an output terminal of the comparator unit. 16. The analog-to-digital converter in accordance with claim 15 , wherein the sigma-delta modulator is configured to compare an amplitude of each of the (M×N) samples with a threshold value of the comparator unit to output a first pulse signal through an N th pulse signal corresponding to differences between the threshold value and the amplitude of each of the (M×N) samples as the sigma-delta modulated signal. 17. The analog-to-digital converter in accordance with claim 16 , wherein the averaging filter generates the average signal obtained by averaging the first pulse signal through the N th pulse signal.
Details relating to the decimation process (decimation filters in general H03H17/0416, H03H17/0621) · CPC title
Provisions or arrangements for saving power, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains or by selectively turning on stages when needed · CPC title
Delta modulation, i.e. one-bit differential modulation {(H03M3/30 takes precedence)} · CPC title
using an analogue interpolation circuit · CPC title
Analogue/digital converters using delta-sigma modulation as an intermediate step · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.