Digital Demodulation for Wireless Power

US2023396472A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2023396472-A1
Application numberUS-202217831959-A
CountryUS
Kind codeA1
Filing dateJun 3, 2022
Priority dateJun 3, 2022
Publication dateDec 7, 2023
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In an embodiment, a semiconductor device is disclosed that includes at least one processing device and firmware including a dynamic demodulation engine. The dynamic demodulation engine, when executed by the at least one processing device, is configured to obtain a digital signal waveform, dynamically select a bit detection method based at least in part on a characteristic of the digital signal waveform, perform demodulation of the digital signal waveform using the selected bit detection method and generate decoded packets based at least in part on the demodulation.

First claim

Opening claim text (preview).

What is claimed is: 1 . A semiconductor device comprising: at least one processing device; and firmware comprising a dynamic demodulation engine, the dynamic demodulation engine, when executed by the at least one processing device, being configured to: obtain a digital signal waveform; dynamically select a bit detection method based at least in part on a characteristic of the digital signal waveform; perform demodulation of the digital signal waveform using the selected bit detection method; and generate decoded packets based at least in part on the demodulation. 2 . The semiconductor device of claim 1 , wherein the dynamic demodulation engine is configured to: determine a packet success rate based at least in part on the demodulation of the digital signal waveform by the selected bit detection method; and dynamically select another bit detection method based at least in part on the determined packet success rate. 3 . The semiconductor device of claim 1 , wherein the dynamic demodulation engine is configured to dynamically enable at least one software filter based at least in part on the characteristic of the digital signal waveform. 4 . The semiconductor device of claim 1 , wherein the dynamic demodulation engine is configured to dynamically enable a moving average detection method based at least in part on the characteristic of the digital signal waveform. 5 . The semiconductor device of claim 1 , wherein the characteristic of the digital signal waveform comprises a decay rate of the digital signal waveform, the dynamic demodulation engine being configured to: select a peak detection method based at least in part on the decay rate being greater than a predetermined threshold; and select an edge detection method based at least in part on the decay rate being less than the predetermined threshold. 6 . The semiconductor device of claim 1 , wherein the characteristic of the digital signal waveform comprises a relative symmetry over horizontal axis of the digital signal waveform, the dynamic demodulation engine being configured to select level crossing as the bit detection method based at least in part on the relative symmetry over horizontal axis. 7 . The semiconductor device of claim 1 , wherein the characteristic of the digital signal waveform comprises a peak to average ratio of the digital signal waveform, the dynamic demodulation engine being configured to enable execution of a moving average algorithm on the digital signal waveform based at least in part on the peak to average ratio. 8 . A wireless power transmitter comprising a semiconductor device, the semiconductor device comprising: circuitry that is configured to detect a characteristic of a signal received from a transmission coil, the circuitry comprising an analog-to-digital converter that is configured to generate a digital signal waveform based at least in part on the signal received from the transmission coil and the detected characteristic; at least one processing device; and firmware comprising a dynamic demodulation engine, the dynamic demodulation engine, when executed by the at least one processing device, being configured to: obtain the digital signal waveform from the analog-to-digital converter; dynamically select a bit detection method based at least in part on the at least one characteristic of the digital signal waveform; perform demodulation of the digital signal waveform using the selected bit detection method; and generate decoded packets based at least in part on the demodulation. 9 . The wireless power transmitter of claim 8 , wherein the dynamic demodulation engine is configured to: determine a packet success rate based at least in part on the demodulation of the digital signal waveform by the selected bit detection method; and dynamically select another bit detection method based at least in part on the determined packet success rate. 10 . The wireless power transmitter of claim 8 , wherein the dynamic demodulation engine is configured to dynamically enable at least one software filter based at least in part on the characteristic of the digital signal waveform. 11 . The wireless power transmitter of claim 8 , wherein the dynamic demodulation engine is configured to dynamically enable a moving average detection method based at least in part on the characteristic of the digital signal waveform. 12 . The wireless power transmitter of claim 8 , wherein the characteristic of the digital signal waveform comprises a decay rate of the digital signal waveform, the dynamic demodulation engine being configured to: select an edge detection method based at least in part on the decay rate being greater than a predetermined threshold; and select a peak detection method based at least in part on the decay rate being less than the predetermined threshold. 13 . The wireless power transmitter of claim 8 , wherein the characteristic of the digital signal waveform comprises a relative symmetry over horizontal axis of the digital signal waveform, the dynamic demodulation engine being configured to select level crossing as the bit detection method based at least in part on the relative symmetry over horizontal axis. 14 . The wireless power transmitter of claim 8 , wherein the characteristic of the digital signal waveform comprises a peak to average ratio of the digital signal waveform, the dynamic demodulation engine being configured to enable execution of a moving average algorithm on the digital signal waveform based at least in part on the peak to average ratio. 15 . A method performed by at least one processing device comprising hardware, the method comprising: obtaining a digital signal waveform; dynamically selecting a bit detection method based at least in part on a characteristic of the digital signal waveform; performing demodulation of the digital signal waveform using the selected bit detection method; and generating decoded packets based at least in part on the demodulation. 16 . The method of claim 15 , wherein the method further comprises: determining a packet success rate based at least in part on the demodulation of the digital signal waveform by the selected bit detection method; and dynamically selecting another bit detection method based at least in part on the determined packet success rate. 17 . The method of claim 15 , wherein the method further comprises dynamically enabling at least one of a software filter and a moving average detection method based at least in part on the characteristic of the digital signal waveform. 18 . The method of claim 15 , wherein the characteristic of the digital signal waveform comprises a decay rate of the digital signal waveform, the method further comprising: selecting an edge detection method based at least in part on the decay rate being greater than a predetermined threshold; and selecting a peak detection method based at least in part on the decay rate being less than the predetermined threshold. 19 . The method of claim 15 , wherein the characteristic of the digital signal waveform comprises a relative symmetry over horizontal axis of the digital signal waveform, the method further comprising selecting level crossing as the bit detection method based at least in part on the relative symmetry over horizontal axis. 20 . The method of claim 15 , wherein the characteristic of the digital signal waveform comprises a peak to average ratio of the digital signal waveform, the method comprising enabling execution of a moving av

Assignees

Inventors

Classifications

  • H04L27/06Primary

    Demodulator circuits; Receiver circuits · CPC title

  • using inductive coupling · CPC title

  • involving the exchange of data, concerning supply or distribution of electric power, between transmitting devices and receiving devices · CPC title

  • Modulator circuits; Transmitter circuits · CPC title

  • Analogue/digital converters ({H03M1/001 – } H03M1/10 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2023396472A1 cover?
In an embodiment, a semiconductor device is disclosed that includes at least one processing device and firmware including a dynamic demodulation engine. The dynamic demodulation engine, when executed by the at least one processing device, is configured to obtain a digital signal waveform, dynamically select a bit detection method based at least in part on a characteristic of the digital signal …
Who is the assignee on this patent?
Renesas Electronics America Inc
What technology area does this patent fall under?
Primary CPC classification H04L27/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Dec 07 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).