Open block family duration limited by temperature variation

US12423013B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12423013-B2
Application numberUS-202318490040-A
CountryUS
Kind codeB2
Filing dateOct 19, 2023
Priority dateAug 19, 2020
Publication dateSep 23, 2025
Grant dateSep 23, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A system includes a memory device and a processing device, operatively coupled to the memory device. In some embodiments, the processing device accesses a matrix of threshold voltage offset bins, where a first dimension of the matrix is temperature and a second dimension of the matrix is a temporal voltage shift (TVS) amount. The processing device measures a temperature value based on a reference temperature value for a block family. The processing device measures a TVS value of a voltage level within one or more memory cell of the block family. The processing device retrieves, from the matrix, a threshold voltage offset bin based on the reference temperature value and the TVS value and reads data from any page of the block family via application of a threshold voltage offset, specified by the threshold voltage offset bin, to a base read level voltage.

First claim

Opening claim text (preview).

What is claimed is: 1. A system comprising: a memory device; and a processing device, operatively coupled to the memory device, the processing device to perform operations, comprising: accessing a matrix of threshold voltage offset bins, where a first dimension of the matrix is temperature and a second dimension of the matrix is a temporal voltage shift (TVS) amount; measuring a temperature value based on a reference temperature value for a block family of the memory device; measuring a TVS value of a voltage level within one or more memory cells of the block family; retrieving, from the matrix, a threshold voltage offset bin based on the reference temperature value and the TVS value; and reading data from any page of the block family via application of a threshold voltage offset, specified by the threshold voltage offset bin, to a base read level voltage. 2. The system of claim 1 , wherein the operations further comprise recording a temperature value based on the reference temperature value for the block family. 3. The system of claim 1 , wherein the operations further comprise: initializing the block family associated with the memory device; and responsive to programming a page residing on the memory device, associating the page with the block family. 4. The system of claim 3 , wherein the reference temperature value associated with the block family comprises at least one of: a temperature value measured for memory cells programmed while the block family is open; or an average of measured temperature values for the block family while the block family is open. 5. The system of claim 3 , wherein the operations further comprise: measuring an opening temperature of the memory device at initialization of the block family; determining a temperature metric value by integrating, over time, an absolute temperature difference between the opening temperature and an immediate temperature of the memory device; and closing the block family in response to the temperature metric value being greater than or equal to a specified threshold temperature value that is based on a threshold temperature function of an absolute temperature value, wherein the absolute temperature function varies with a reference temperature value associated with the block family. 6. The system of claim 5 , further comprising a plurality of temperature sensors, wherein each temperature sensor of the plurality of temperature sensors is coupled to a respective die of a plurality of dice of the memory device, wherein at least one of the temperature sensors is to measure the opening temperature and the immediate temperature. 7. The system of claim 6 , wherein the temperature metric value is associated with a single die of the memory device, and wherein the operations further comprise: determining an average of the temperature metric value for the plurality of dice; and wherein closing the block family is performed in response to the average of the temperature metric value being greater than or equal to the specified threshold temperature value. 8. The system of claim 6 , wherein the temperature metric value is associated with a single die of the memory device, and wherein the operations further comprise: determining an aggregated temperature metric value over the plurality of dice; in response to determining that a first temperature metric value for a first die of the plurality of dice is greater than or equal to a maximum threshold temperature value, excluding the first temperature metric value from the aggregated temperature metric value; and wherein closing the block family is in response to the aggregated temperature metric value being greater than or equal to the specified threshold temperature value. 9. A method comprising: measuring, by a processing device, a temperature value based on a reference temperature value for a block family of a memory device; retrieving, from a temperature bin offset vector, a first threshold voltage offset bin value based on the temperature value; measuring a temporal voltage shift (TVS) value of a voltage level within one or more memory cells of the block family; retrieving, from a TVS bin offset vector, a second threshold voltage offset bin value based on the TVS value; determining a threshold voltage offset bin by summing the first threshold voltage offset bin value and the second threshold voltage offset bin value; and reading, by the processing device, data from a page of the block family via application of a threshold voltage offset, specified by the threshold voltage offset bin, to a base read level voltage. 10. The method of claim 9 , further comprising recording a temperature value based on the reference temperature value for the block family. 11. The method of claim 9 , further comprising: initializing the block family associated with the memory device; and responsive to programming a page residing on the memory device, associating the page with the block family. 12. The method of claim 11 , wherein the reference temperature value associated with the block family comprises at least one of: a temperature value measured for memory cells programmed while the block family is open; or an average of measured temperature values for the block family while the block family is open. 13. The method of claim 11 , further comprising: measuring an opening temperature of the memory device at initialization of the block family; determining a temperature metric value by integrating, over time, an absolute temperature difference between the opening temperature and an immediate temperature of the memory device; and closing the block family in response to the temperature metric value being greater than or equal to a specified threshold temperature value that is based on a threshold temperature function of an absolute temperature value, wherein the absolute temperature function varies with reference temperature value associated with the block family. 14. The method of claim 13 , wherein measuring the opening temperature comprises measuring a temperature of one of a thermocouple or a controller that is coupled to the memory device. 15. The method of claim 13 , wherein the temperature metric value is associated with a single die of the memory device, the method further comprising: determining an average of the temperature metric value for a plurality of dice of the memory device; and wherein closing the block family is performed in response to the average of the temperature metric value being greater than or equal to the specified threshold temperature value. 16. The method of claim 13 , wherein the temperature metric value is associated with a single die of the memory device, the method further comprising: determining an aggregated temperature metric value over a plurality of dice of the memory device; in response to determining that a first temperature metric value for a first die of the plurality of dice is greater than or equal to a maximum threshold temperature value, excluding the first temperature metric value from the aggregated temperature metric value; and wherein closing the block family is in response to the aggregated temperature metric value being greater than or equal to the specified threshold temperature value. 17. A method comprising: accessing a matrix of threshold voltage offset bins for a memory device, where a first dimension of the matrix is temperature and a second dimension of the matrix is a temporal voltage shift (TVS) amount; measuring a temperature value based on a reference temperature value for a block family of

Assignees

Inventors

Classifications

  • Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title

  • arrangements for monitoring a plurality of temperatures, e.g. by multiplexing · CPC title

  • in respect of time · CPC title

  • Circuits arrangements for indicating a predetermined temperature (fire detection G08B17/00) · CPC title

  • using thermoelectric elements, e.g. thermocouples · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12423013B2 cover?
A system includes a memory device and a processing device, operatively coupled to the memory device. In some embodiments, the processing device accesses a matrix of threshold voltage offset bins, where a first dimension of the matrix is temperature and a second dimension of the matrix is a temporal voltage shift (TVS) amount. The processing device measures a temperature value based on a referen…
Who is the assignee on this patent?
Micron Technology Inc
What technology area does this patent fall under?
Primary CPC classification G06F3/064. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 23 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).