Method and System for Compression of Radar Signals
US-2017054449-A1 · Feb 23, 2017 · US
US12346729B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12346729-B2 |
| Application number | US-202318211962-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 20, 2023 |
| Priority date | Jul 7, 2020 |
| Publication date | Jul 1, 2025 |
| Grant date | Jul 1, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A data processing system comprises a pool of reconfigurable data flow resources and a runtime processor. The pool of reconfigurable data flow resources includes arrays of physical configurable units and memory. The runtime processor includes logic to receive a plurality of configuration files for user applications. The configuration files include configurations of virtual data flow resources required to execute the user applications. The runtime processor also includes logic to allocate physical configurable units and memory in the pool of reconfigurable data flow resources to the virtual data flow resources and load the configuration files to the allocated physical configurable units. The runtime processor further includes logic to execute the user applications using the allocated physical configurable units and memory.
Opening claim text (preview).
What is claimed is: 1. A system, comprising: a plurality of reconfigurable data flow resources, reconfigurable data flow resources in the plurality of reconfigurable data flow resources including a plurality of reconfigurable processors, reconfigurable processors in the plurality of reconfigurable processors including an array of configurable units, and the array of configurable units partitionable into a plurality of subarrays of configurable units; a plurality of transfer resources usable by the reconfigurable data flow resources to receive and send to a plurality of storage resources usable by the reconfigurable data flow resources to store data; and a runtime processor configured with logic to: present a unified interface to the plurality of reconfigurable data flow resources, the plurality of transfer resources, and the plurality of storage resources, wherein the unified interface enables attachment of one of the configurable units to every other one of the configurable units; control execution of a plurality of application graphs based on an execution file wherein the application graphs are representations of how the configurable units interact to exchange data to provide data flow with each other through the unified interface, the execution file including configuration files for application graphs in the plurality of application graphs, topologies for subarrays of configurable units in the plurality of subarrays of configurable units with the topologies indicating how to load the configuration files so that the configurable units interact to exchange data according to the application graphs, and resource requests for transfer resources in the plurality of transfer resources and storage resources in the plurality of storage resources required to satisfy data flow for the topologies according to the application graphs; allocate the subarrays of configurable units to the application graphs based on the topologies; allocate the transfer resources and the storage resources to the application graphs based on the resource requests; and load and execute the configuration files using the allocated subarrays of configurable units, transfer resources, and storage resources. 2. The system of claim 1 , wherein the topologies specify a set of two or more subarrays of configurable units of a single reconfigurable processor along a vertical and horizontal orientation of the set of subarrays of configurable units. 3. The system of claim 1 , wherein the topologies specify a set of subarrays of configurable units spanning two or more reconfigurable processors. 4. The system of claim 1 , wherein the runtime processor allocates one or more subarrays of configurable units of a single reconfigurable processor to two or more configuration files of two or more application graphs based on the topologies according to the application graphs, and wherein a device driver concurrently loads and executes the two or more configuration files on the subarrays of the single reconfigurable processor. 5. The system of claim 1 , wherein the runtime processor allocates subarrays of two or more reconfigurable processors to a single configuration file of a single application graph based on the topologies, and wherein a device driver concurrently loads and executes the single configuration file on the subarrays of the two or more reconfigurable processors.
Pool · CPC title
the resources being hardware resources other than CPUs, Servers and Terminals · CPC title
Performance criteria · CPC title
Logical partitioning of resources; Management or configuration of virtualized resources (specific details on emulation or internal functioning of virtual machines G06F9/455) · CPC title
with reconfigurable architecture · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.