Thermal chamber with improved thermal uniformity

US11978646B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11978646-B2
Application numberUS-201815982785-A
CountryUS
Kind codeB2
Filing dateMay 17, 2018
Priority dateMay 18, 2017
Publication dateMay 7, 2024
Grant dateMay 7, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of the disclosure generally relate to a semiconductor processing chamber. In one embodiment, semiconductor processing chamber is disclosed and includes a chamber body having a bottom and a sidewall defining an interior volume, the sidewall having a substrate transfer port formed therein, and one or more absorber bodies positioned in the interior volume in a position opposite of the substrate transfer port.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor processing chamber, comprising: a chamber body having a bottom and a sidewall defining an interior volume, the sidewall having a substrate transfer port formed therein; a substrate support and a showerhead positioned in the interior volume; and a plurality of absorber bodies disposed in the interior volume, the plurality of absorber bodies occupying only a portion of the interior volume opposing the substrate transfer port, each absorber body being supported by one or more stand-off pins spacing each absorber body away from the bottom, wherein each absorber body is shaped as a portion of an arc. 2. The chamber of claim 1 , wherein the plurality of absorber bodies consists of two members having a major surface in plan view disposed in a plane that is parallel to a supporting surface of the substrate support. 3. The chamber of claim 1 , wherein each absorber body comprises a material that absorbs infrared radiation in the 2 micron to 7 micron range. 4. The chamber of claim 1 , wherein the substrate support has a profiled upper surface. 5. The chamber of claim 4 , wherein the profiled upper surface comprises a plurality of projections formed on a substrate receiving surface of the substrate support. 6. The chamber of claim 5 , wherein the substrate receiving surface includes a central region and the projections have a length that increases from the central region to a peripheral region thereof. 7. The chamber of claim 4 , wherein the profiled upper surface comprises a dished area formed between a raised central region and a raised peripheral region of a substrate receiving surface of the substrate support. 8. The chamber of claim 1 , further comprising: a reflective faceplate coupled to the showerhead facing an upper surface of the substrate support. 9. The chamber of claim 1 , wherein the substrate support includes a first region facing the substrate transfer port, and a second region and a third region adjacent to the first region, and the substrate support further comprises lift pins which are positioned disproportionally in or on the second and third region. 10. The chamber of claim 1 , wherein the substrate support is coupled to a shaft and a base assembly, the base assembly including an adapter body including a plurality of raised surfaces and gaps adapted to reduce thermal transfer between the shaft and the adapter body. 11. A semiconductor processing chamber, comprising: a chamber body having a bottom and a sidewall defining an interior volume, the sidewall having a substrate transfer port formed therein; a substrate support disposed in the interior volume; and a plurality of absorber bodies positioned in the interior volume about the substrate support in a position occupying only a portion of the interior volume opposing the substrate transfer port, each of the absorber bodies being supported by one or more stand-off pins spacing the respective absorber body away from the bottom, wherein each of the absorber bodies comprises a black material having a horseshoe shape in plan view and includes a first portion and a second portion, the first portion being thicker than the second portion. 12. The chamber of claim 11 , wherein the substrate support includes a profiled upper surface. 13. The chamber of claim 12 , wherein the profiled upper surface comprises a plurality of projections formed on a substrate receiving surface of the substrate support. 14. The chamber of claim 13 , wherein the substrate receiving surface includes a central region and the projections have a length that increases from the central region to a peripheral region thereof. 15. The chamber of claim 12 , wherein the profiled upper surface comprises a dished area formed between a raised central region and a raised peripheral region of a substrate receiving surface of the substrate support. 16. The chamber of claim 11 , further comprising: a showerhead positioned over the substrate support; a reflective faceplate coupled to the showerhead facing an upper surface of the substrate support. 17. The chamber of claim 11 , wherein the substrate support includes a first region facing the substrate transfer port, and a second region and a third region adjacent to the first region, and the substrate support further comprises lift pins which are positioned disproportionally in or on the second and third region. 18. A semiconductor processing chamber, comprising: a chamber body having a bottom and a sidewall defining an interior volume, the sidewall having a substrate transfer port formed therein; and a substrate support and a showerhead disposed in the interior volume, the substrate support including a first segment facing the substrate transfer port, and a second segment and a third segment adjacent to the first segment, wherein an absorber body is positioned in the interior volume adjacent to both of the second segment and the third segment, and wherein the absorber body occupies only a portion of the interior volume opposite the substrate transfer port, and wherein the absorber body comprises an anodized material that absorbs infrared radiation in the 2 micron to 7 micron range and includes a first portion and a second portion, the first portion being thicker than the second portion, and the absorber body is shaped as a partial arc in plan view.

Assignees

Inventors

Classifications

  • Apparatus for thermal treatment · CPC title

  • characterised by the construction of the shaft · CPC title

  • characterised by a plurality of individual support members, e.g. support posts or protrusions · CPC title

  • characterised by lifting arrangements, e.g. lift pins · CPC title

  • characterised by edge profile or support profile · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11978646B2 cover?
Embodiments of the disclosure generally relate to a semiconductor processing chamber. In one embodiment, semiconductor processing chamber is disclosed and includes a chamber body having a bottom and a sidewall defining an interior volume, the sidewall having a substrate transfer port formed therein, and one or more absorber bodies positioned in the interior volume in a position opposite of the …
Who is the assignee on this patent?
Applied Materials Inc
What technology area does this patent fall under?
Primary CPC classification H10P72/0431. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 07 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).