Integrated assemblies having voids along regions of gates, and methods of forming conductive structures
US-11088142-B2 · Aug 10, 2021 · US
US11600535B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11600535-B2 |
| Application number | US-202016868133-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 6, 2020 |
| Priority date | May 6, 2020 |
| Publication date | Mar 7, 2023 |
| Grant date | Mar 7, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Some embodiments include an integrated assembly having an array of vertically-extending active regions. Each of the active regions is contained within a four-sided area. Conductive gate material is configured as first conductive structures. Each of the first conductive structures extends along a row of the array. The first conductive structures include segments along three of the four sides of each of the four-sided areas. Second conductive structures are under the active regions and extend along columns of the array. Third conductive structures extend along the rows of the array and are adjacent the fourth sides of the four-sided areas. Storage-elements are coupled with the active regions. Some embodiments include methods of forming integrated assemblies.
Opening claim text (preview).
We claim: 1. An integrated assembly, comprising: an array of vertically-extending active regions; each of the active regions being contained within a four-sided area; conductive gate material configured as first conductive structures; each of the first conductive structures extending along a row of the array; the first conductive structures comprising segments along three of the four sides of each of the four-sided areas, and not along the fourth side of each of the four-sided areas; second conductive structures under the active regions and extending along columns of the array; third conductive structures extending along the rows of the array and being adjacent the fourth sides of the four-sided areas; and storage-elements electrically coupled with the active regions. 2. The integrated assembly of claim 1 wherein the active regions are four-sided polygons within the four-sided areas; and wherein the segments of the conductive structures are along only three of the sides of each of the four-sided polygons. 3. The integrated assembly of claim 1 wherein the storage elements are capacitors. 4. The integrated assembly of claim 3 wherein the capacitors are non-ferroelectric capacitors. 5. The integrated assembly of claim 3 wherein the capacitors are ferroelectric capacitors. 6. The integrated assembly of claim 1 wherein the third conductive structures are shield structures and are electrically coupled with a reference voltage node having a reference voltage. 7. The integrated assembly of claim 6 wherein the reference voltage is within a range of from greater than or equal to ground to less than or equal to VCC. 8. The integrated assembly of claim 1 wherein the active regions include body regions, and wherein the third conductive structures are electrically coupled with the body regions. 9. The integrated assembly of claim 1 wherein the conductive gate material comprises metal. 10. An integrated assembly, comprising: an array of vertically-extending active regions; each of the active regions comprising a lower source/drain region, an upper source/drain region, and a channel region vertically between the upper and lower source/drain regions; each of the active regions being contained within a four-sided area; first conductive structures extending along rows of the array; the first conductive structures having comb-shaped configurations with shafts of the comb-shaped configurations extending linearly along the rows and being along first sides of the four-sided areas, and with teeth of the comb-shaped configurations projecting from the shafts and being along second and third sides of the four-sided areas; the comb-shaped configurations being adjacent the channel regions; second conductive structures under the active regions and extending along columns of the array; the second conductive structures being electrically coupled with the lower source/drain regions; and storage-elements electrically coupled with the upper source/drain regions. 11. The integrated assembly of claim 10 further comprising third conductive structures extending along the rows of the array and being adjacent the fourth sides of the four-sided areas. 12. The integrated assembly of claim 11 wherein the third conductive structures are shield structures and are electrically coupled with a reference voltage node having a reference voltage. 13. The integrated assembly of claim 12 wherein the reference voltage is within a range of from greater than or equal to ground to less than or equal to VCC. 14. The integrated assembly of claim 11 wherein the active regions include body regions, and wherein the third conductive structures are electrically coupled with the body regions. 15. The integrated assembly of claim 10 wherein the storage elements are capacitors. 16. The integrated assembly of claim 15 wherein the capacitors are non-ferroelectric capacitors. 17. The integrated assembly of claim 15 wherein the capacitors are ferroelectric capacitors. 18. The integrated assembly of claim 10 wherein the active regions are rectangular-shaped within the four-sided areas; wherein the shafts are along one of the sides of the rectangular-shaped active regions; and wherein the teeth are along second and third sides of the rectangular-shaped active regions. 19. The integrated assembly of claim 10 wherein the comb-shaped configurations comprise tungsten.
characterised by the implantation in a compound semiconductor of both electrically active and inactive species in the same semiconductor region to be doped n-type or p-type · CPC title
into Group III-V semiconductors · CPC title
of vertical IGFETs (of VDMOS H10D30/0291; of vertical TFTs H10D30/0318) · CPC title
Vertical IGFETs (H10D30/66 {, H10D30/6728, H10D30/689, H10D30/693} take precedence) · CPC title
comprising FinFETs · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.