Die attach methods and semiconductor devices manufactured based on such methods

US11296015B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11296015-B2
Application numberUS-202017036271-A
CountryUS
Kind codeB2
Filing dateSep 29, 2020
Priority dateAug 4, 2016
Publication dateApr 5, 2022
Grant dateApr 5, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes a carrier, a power semiconductor die that includes first and second opposite facing main surfaces, a side surface extending from the first main surface to the second main surface, and first and second electrodes disposed on the first and second main surfaces, respectively, a die attach material arranged between the carrier and the first electrode, wherein the die attach material forms a fillet at the side surface of the power semiconductor die, wherein a fillet height of the fillet is less than about 95% of a height of the power semiconductor die, wherein the height of the power semiconductor die is a length of the side surface, and wherein a maximum extension of the die attach material over edges of a main surface of the power semiconductor die facing the die attach material is less than about 200 micrometers.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device, comprising: a carrier; a power semiconductor die that comprises first and second opposite facing main surfaces, a side surface extending from the first main surface to the second main surface, and first and second electrodes disposed on the first and second main surfaces, respectively; a die attach material arranged between the carrier and the first electrode, wherein the die attach material forms a fillet at the side surface of the power semiconductor die, wherein a fillet height of the fillet is less than about 95% of a height of the power semiconductor die, wherein the height of the power semiconductor die is a length of the side surface, and wherein a maximum extension of the die attach material over edges of a main surface of the power semiconductor die facing the die attach material is less than about 200 micrometers, wherein the die attach material is disposed on a planar die mounting surface of the carrier, and wherein an exposed region of the planar die mounting surface is disposed outside of the maximum extension of the die attach material and intersects an outer boundary of the die attach material. 2. The semiconductor device of claim 1 , wherein the die attach material extends over the edges of the main surface of the semiconductor die facing the die attach material at more of about 50% of the overall length of the edges. 3. The semiconductor device of claim 1 , wherein the carrier comprises at least one of a lead, a die pad, a leadframe, a printed circuit board, a ceramic, a metal plated ceramic, a substrate, and a power electronic substrate. 4. The semiconductor device of claim 1 , wherein the maximum extension of the die attach material over edges of the main surface is less than about 100 micrometers. 5. The semiconductor device of claim 1 , wherein the power semiconductor die is configured to control a vertical current flowing between the first and second electrodes. 6. The semiconductor device of claim 1 , wherein an average bondline thickness of the die attach material is in a range from about 10 micrometers to about 80 micrometers. 7. The semiconductor device of claim 1 , wherein a tilt of the semiconductor die or the die attach material is less than about 15 micrometers. 8. The semiconductor device of claim 1 , wherein the fillet has a shape of a meniscus. 9. The semiconductor device of claim 1 , wherein the height of the power semiconductor die is less than about 400 micrometers. 10. The semiconductor device of claim 9 , wherein the height of the power semiconductor die is less than about 150 micrometers. 11. The semiconductor device of claim 10 , wherein the height of the power semiconductor die is between about 150 micrometers and about 20 micrometers. 12. The semiconductor device of claim 1 , wherein the die attach comprises an adhesive paste. 13. The semiconductor device of claim 12 , wherein the adhesive paste is a polymer based adhesive paste or an epoxy based adhesive paste. 14. The semiconductor device of claim 13 , wherein the die attach material comprises a polymeric material and at least one of electrically conductive and thermally conductive filler particles. 15. The semiconductor device of claim 13 , wherein the die attach material comprises filler particles that make the adhesive paste electrically conductive. 16. The semiconductor device of claim 15 , wherein the filler particles comprise at least one of silicon dioxide, aluminum oxide, alumina, boron nitride, silicon carbide, gallium nitride, and mixing systems thereof. 17. The semiconductor device of claim 15 , wherein the filler particles comprise at least one of silver, copper, nickel, gold, aluminum, and mixing systems thereof. 18. The semiconductor device of claim 15 , wherein a thermal conductivity of the die attach material is greater than about 0.5 W/(m·K). 19. The semiconductor device of claim 18 , wherein the filler particles have a diameter of greater than 50 nm and less than 9 μm.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11296015B2 cover?
A semiconductor device includes a carrier, a power semiconductor die that includes first and second opposite facing main surfaces, a side surface extending from the first main surface to the second main surface, and first and second electrodes disposed on the first and second main surfaces, respectively, a die attach material arranged between the carrier and the first electrode, wherein the die…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10W72/073. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 05 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).