Memory structure and manufacturing method thereof

US11114570B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11114570-B2
Application numberUS-202016846393-A
CountryUS
Kind codeB2
Filing dateApr 12, 2020
Priority dateApr 25, 2019
Publication dateSep 7, 2021
Grant dateSep 7, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A memory structure includes a substrate, a gate electrode, a first isolation layer, a thin metal layer, indium gallium zinc oxide (IGZO) particles, a second isolation layer, an IGZO channel layer, and a source/drain electrode. The gate electrode is located on the substrate. The first isolation layer is located on the gate electrode. The thin metal layer is located on the first isolation layer, and has metal particles. The IGZO particles are located on the metal particles. The second isolation layer is located on the IGZO particles. The IGZO channel layer is located on the second isolation layer. The source/drain electrode is located on the IGZO channel layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A memory structure, comprising: a substrate; a gate electrode located on the substrate; a first isolation layer located on the gate electrode; a thin metal layer located on the first isolation layer and having a plurality of metal particles; a plurality of indium gallium zinc oxide (IGZO) particles located on the metal particles; a second isolation layer located on the IGZO particles; an IGZO channel layer located on the second isolation layer; and a source/drain electrode located on the IGZO channel layer. 2. The memory structure of claim 1 , wherein a thickness of the thin metal layer is in a range from 1 nm to 20 nm. 3. The memory structure of claim 1 , wherein a thickness of each of the IGZO particles is in a range from 2 nm to 20 nm. 4. The memory structure of claim 1 , wherein the thin metal layer is made of a material comprising silver. 5. The memory structure of claim 1 , wherein the IGZO particles are in contact with the thin metal layer. 6. The memory structure of claim 1 , wherein the thin metal layer is in contact with the first isolation layer. 7. The memory structure of claim 1 , wherein the IGZO particles are located between the thin metal layer and the second isolation layer. 8. A manufacturing method of a memory structure, the manufacturing method comprising: forming a thin metal layer on a first isolation layer that is on a gate electrode; performing a thermal annealing treatment on the thin metal layer such that the thin metal layer has a plurality of metal particles; forming a indium gallium zinc oxide (IGZO) material on the metal particles such that the IGZO material forms a plurality of IGZO particles; forming a second isolation layer on the IGZO particles; forming a IGZO channel layer on the second isolation layer; and forming a source/drain electrode on the IGZO channel layer. 9. The manufacturing method of claim 8 , wherein forming the thin metal layer on the first isolation layer is performed by thermal evaporation. 10. The manufacturing method of claim 8 , wherein the thermal annealing treatment is performed on the thin metal layer under a temperature in a range from 50° C. to 300° C. 11. The manufacturing method of claim 8 , wherein forming the IGZO material on the metal particles is performed by sputtering. 12. The manufacturing method of claim 8 , wherein a thickness of the thin metal layer is in a range from 1 nm to 20 nm. 13. The manufacturing method of claim 8 , wherein a thickness of each of the IGZO particles is in a range from 2 nm to 20 nm. 14. The manufacturing method of claim 9 , wherein the thin metal layer is made of a material comprising silver.

Assignees

Inventors

Classifications

  • Nanoparticles · CPC title

  • being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title

  • using physical deposition, e.g. vacuum deposition or sputtering · CPC title

  • using seed materials · CPC title

  • Oxides · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11114570B2 cover?
A memory structure includes a substrate, a gate electrode, a first isolation layer, a thin metal layer, indium gallium zinc oxide (IGZO) particles, a second isolation layer, an IGZO channel layer, and a source/drain electrode. The gate electrode is located on the substrate. The first isolation layer is located on the gate electrode. The thin metal layer is located on the first isolation layer, …
Who is the assignee on this patent?
E Ink Holdings Inc
What technology area does this patent fall under?
Primary CPC classification H10D30/6755. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 07 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).