Photodiode structures

US10896992B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10896992-B2
Application numberUS-201916531649-A
CountryUS
Kind codeB2
Filing dateAug 5, 2019
Priority dateSep 11, 2014
Publication dateJan 19, 2021
Grant dateJan 19, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Photodiode structures and methods of manufacture are disclosed. The method includes forming a waveguide structure in a dielectric layer. The method further includes forming a Ge material in proximity to the waveguide structure in a back end of the line (BEOL) metal layer. The method further includes crystallizing the Ge material into a crystalline Ge structure by a low temperature annealing process with a metal layer in contact with the Ge material.

First claim

Opening claim text (preview).

What is claimed: 1. A method, comprising: forming a waveguide structure in a dielectric material and which is located above metal wirings; forming a single crystalline Ge structure formed in the dielectric material and separated from the waveguide structure in the dielectric material by a barrier layer directly in contact with both the single crystalline Ge structure and the waveguide structure and completely separating the single crystalline Ge structure from the waveguide structure; and forming lined vias and trenches in the dielectric material, over the single crystalline Ge structure, wherein the lined vias and trenches includes a seed layer and filled with a metal material. 2. The method of claim 1 , further comprising forming at least one metal filled via in electrical contact with the single crystalline Ge structure, and at least one capping layer between the at least one metal filled via and the single crystalline Ge structure. 3. The method of claim 1 , wherein the single crystalline Ge structure is adjacent to the waveguide structure. 4. The method of claim 1 , wherein the single crystalline Ge structure is a photodetector above the waveguide structure. 5. The method of claim 1 , wherein the single crystalline Ge structure is a photodetector adjacent the waveguide structure. 6. The method of claim 1 , wherein the barrier layer is between the single crystalline Ge structure and the waveguide structure. 7. The method of claim 6 , wherein the barrier layer is nitride. 8. The method of claim 1 , wherein the single crystalline Ge structure includes nucleation sites. 9. The method of claim 8 , wherein the nucleation sites include a capping layer which is in direct contact with the single crystalline Ge structure. 10. The method of claim 1 , wherein the single crystalline Ge structure is laterally offset from a center of the waveguide structure. 11. The method of claim 10 , wherein the barrier layer separates the single crystalline Ge structure and the waveguide structure from one another such that there is no contact. 12. The method of claim 1 , further comprising forming a boundary layer within the single crystalline Ge structure. 13. The method of claim 12 , wherein the boundary layer within the single crystalline Ge structure is provided away from and not over the waveguide structure. 14. A method, comprising: forming a waveguide structure in a dielectric material and which is located above metal wirings; forming a single crystalline Ge structure formed in the dielectric material and separated from the waveguide structure in the dielectric material; and forming a boundary layer within the single crystalline Ge structure which is provided away from and not over the waveguide structure; wherein the single crystalline Ge structure includes nucleation sites which include a capping layer which is in direct contact with both the single crystalline Ge structure and at least one metal filled via. 15. The method of claim 14 , wherein the at least one metal filled via is two metal filled vias which are in electrical contact with the capping layer of the single crystalline Ge structure. 16. The method of claim 15 , wherein the two metal filled vias are dual damascene structures offset from a center of the waveguide structure such that they do not interfere with light entering the waveguide structure. 17. The method of claim 14 , further comprising forming a barrier layer directly in contact with both the single crystalline Ge structure and the waveguide structure. 18. The method of claim 17 , wherein the barrier layer completely separates the single crystalline Ge structure from the waveguide structure such that there is no contact between the single crystalline Ge structure and the waveguide structure.

Assignees

Inventors

Classifications

  • Waveguides, e.g. strip lines · CPC title

  • for devices having potential barriers · CPC title

  • directly associated or integrated with the devices, e.g. back reflectors (directly associated or integrated with photovoltaic cells H10F77/42) · CPC title

  • comprising only Group IV materials · CPC title

  • Recrystallisation; Crystallization of amorphous or microcrystalline semiconductors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10896992B2 cover?
Photodiode structures and methods of manufacture are disclosed. The method includes forming a waveguide structure in a dielectric layer. The method further includes forming a Ge material in proximity to the waveguide structure in a back end of the line (BEOL) metal layer. The method further includes crystallizing the Ge material into a crystalline Ge structure by a low temperature annealing pro…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H10F71/1212. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 19 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).