Semiconductor device and method of manufacturing the same

US10121927B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10121927-B2
Application numberUS-201715656212-A
CountryUS
Kind codeB2
Filing dateJul 21, 2017
Priority dateSep 28, 2016
Publication dateNov 6, 2018
Grant dateNov 6, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A provided semiconductor device includes a Ge photodiode having proper diode characteristics. A groove is provided on a germanium growth protective film, a p-type silicon layer, and a first insulating film from the top surface of the germanium growth protective film without reaching the major surface of a semiconductor substrate. An i-type germanium layer and an n-type germanium layer are embedded in the groove with a seed layer interposed between the layers and the groove, the seed layer being made of amorphous silicon, polysilicon, or silicon germanium. The i-type germanium layer and the n-type germanium layer do not protrude from the top surface of the germanium growth protective film, thereby forming a flat second insulating film having a substantially even thickness on the n-type germanium layer and the germanium growth protective film.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a semiconductor substrate; a first insulating film formed over an upper surface of the semiconductor substrate; a silicon layer formed over the first insulating film; a protective film formed over the silicon layer; a groove formed in the protective film, the silicon layer, and the first insulating film starting from a top surface of the protective film and without reaching the upper surface of the semiconductor substrate; a seed layer formed over inner bottom and side surfaces of the groove; a germanium layer embedded in the groove with the seed layer interposed between the germanium layer and the bottom and side surfaces of the groove; and a second insulating film formed over the germanium layer and the protective film. 2. The semiconductor device according to claim 1 , wherein the groove has a depth of at least 1 μm from the top surface of the protective film. 3. The semiconductor device according to claim 1 , wherein the seed layer is made of amorphous silicon, polysilicon, or silicon germanium. 4. The semiconductor device according to claim 1 , wherein the silicon layer includes a p-type semiconductor, and the germanium layer has an underside of an intrinsic semiconductor and a top surface of an n-type semiconductor, and wherein the semiconductor device has a pin structure including the silicon layer, the underside of the germanium layer, and the top surface of the germanium layer. 5. A semiconductor device comprising: a semiconductor substrate; a first insulating film formed over an upper surface of the semiconductor substrate; a silicon layer formed over the first insulating film; a protective film formed over the silicon layer; a groove formed in the protective film, the silicon layer, and the first insulating film starting from a top surface of the protective film and so as to reach the upper surface of the semiconductor substrate; a seed layer formed over portions of inner side surfaces of the groove; a germanium layer embedded in the groove; and a second insulating film formed over the germanium layer and the protective film, wherein the germanium layer is in contact with the upper surface of the semiconductor substrate exposed at a bottom of the groove and is in contact with the seed layer. 6. The semiconductor device according to claim 5 , wherein the groove has a depth of at least 1 μm from the top surface of the protective film. 7. The semiconductor device according to claim 5 , wherein the seed layer is made of amorphous silicon, polysilicon, or silicon germanium. 8. The semiconductor device according to claim 5 , wherein, in portions of the side surfaces of the groove where the seed layer is not formed, the silicon layer is exposed, and the germanium layer is in contact with the exposed silicon layer. 9. The semiconductor device according to claim 5 , wherein the silicon layer includes a p-type semiconductor, and the germanium layer has an underside of an intrinsic semiconductor and a top surface of an n-type semiconductor, and wherein the semiconductor device has a pin structure including the silicon layer, the underside of the germanium layer, and the top surface of the germanium layer. 10. A method of manufacturing a semiconductor device, comprising the steps of: (a) preparing a SOI substrate including a semiconductor substrate, a first insulating film formed over an upper surface of the semiconductor substrate, and a silicon layer of a first conductivity type over the first insulating film; (b) forming a protective film over the silicon layer; (c) processing the protective film, the silicon layer, and the first insulating film in sequence so as to form a groove in the protective film, the silicon layer, and the first insulating film, starting from a top surface of the protective film and without reaching the upper surface of the semiconductor substrate; (d) forming a seed layer over the protective film and inner a bottom and side surfaces of the groove; (e) removing the seed layer formed over the protective film so as to leave the seed layer formed over the bottom and side surfaces of the groove; (f) forming a germanium layer in the groove by epitaxial growth; and (g) forming a second insulating film over the germanium layer and the protective film. 11. The method of manufacturing a semiconductor device according to claim 10 , wherein the groove has a depth of at least 1 μm from the top surface of the protective film. 12. The method of manufacturing a semiconductor device according to claim 10 , wherein the seed layer is an amorphous silicon film or a polysilicon film that is formed by LPCVD or plasma CVD. 13. The method of manufacturing a semiconductor device according to claim 10 , further comprising the step of: (h) ion-implanting an impurity of a second conductivity type different from the first conductivity type over the germanium layer between the steps (f) and (g). 14. The method of manufacturing a semiconductor device according to claim 10 , further comprising the step of: (i) heating the germanium layer at 800° C. or higher after the step (f). 15. The method of manufacturing a semiconductor device according to claim 10 , further comprising, after the step (g), the steps of: (j) forming a first coupling hole in the second insulating film and the protective film so as to reach the silicon layer, and forming a second coupling hole in the second insulating film so as to reach the germanium layer; and (k) forming a first wire electrically coupled to the silicon layer through the first coupling hole and a second wire electrically coupled to the germanium layer through the second coupling hole.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10121927B2 cover?
A provided semiconductor device includes a Ge photodiode having proper diode characteristics. A groove is provided on a germanium growth protective film, a p-type silicon layer, and a first insulating film from the top surface of the germanium growth protective film without reaching the major surface of a semiconductor substrate. An i-type germanium layer and an n-type germanium layer are embed…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H01L31/1055. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 06 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).