Semiconductor packages

Patent metadata

Field	Value
Publication number	US-10319702-B2
Application number	US-201815860730-A
Country	US
Kind code	B2
Filing date	Jan 3, 2018
Priority date	Aug 9, 2017
Publication date	Jun 11, 2019
Grant date	Jun 11, 2019

Abstract

A semiconductor package includes a substrate including a signal pattern on an upper surface thereof, a chip stack on the substrate, and a first semiconductor chip and one or more spacers between the substrate and the chip stack. The chip stack includes one or more second semiconductor chips stacked on the substrate. The one or more spacers and the first semiconductor chip are adjacent to respective corners of a lowermost second semiconductor chip, in plan view. The one or more spacers have the same planar shape as the first semiconductor chip.

First claim

What is claimed is:

1. A semiconductor package comprising:
a substrate comprising a signal pattern on an upper surface thereof;
a chip stack on the upper surface of the substrate; and
a first semiconductor chip and one or more spacers that are between the substrate and the chip stack,
wherein the first semiconductor chip and the one or more spacers are spaced apart from each other,
wherein the chip stack comprises one or more second semiconductor chips stacked on the substrate, and a third semiconductor chip between the substrate and the chip stack,
wherein the one or more spacers and the first semiconductor chip are adjacent to respective corners of a lowermost second semiconductor chip, in plan view, and
wherein the one or more spacers have a same planar shape as the first semiconductor chip,
wherein the third semiconductor chip is laterally spaced apart from the first semiconductor chip and the one or more spacers and is opposite to the first semiconductor chip,
wherein the chip stack further comprises one or more fourth semiconductor chips on the one or more second semiconductor chips,
wherein the one or more second semiconductor chips have a first offset stack structure of a first stepped shape tilted in a first direction, and
wherein the one or more fourth semiconductor chips have a second offset stack structure of a second stepped shape tilted in a second direction that is opposite the first direction,
wherein the signal pattern comprises a third signal pad spaced apart from the chip stack in the first direction and electrically connected to the third semiconductor chip, and a fourth signal pad spaced apart from the chip stack in the first direction and electrically connected to at least one of the fourth semiconductor chips, and
wherein a third distance between the third signal pad and the fourth signal pad is less than a fourth distance between the fourth signal pad and a second side of the lowermost second semiconductor chip.

2. The semiconductor package according to claim 1 , wherein a gap between the one or more spacers and the first semiconductor chip comprises a first line region extending in a first direction and a second line region extending in a second direction perpendicular to the first direction.

3. The semiconductor package according to claim 2 , further comprising:
a molding layer covering the chip stack and filling the gap.

4. The semiconductor package according to claim 1 ,
wherein the lowermost second semiconductor chip has a first side and a second side that are opposite to each other in a first direction, and
wherein a side of the first semiconductor chip is aligned with the first side of the lowermost second semiconductor chip.

5. The semiconductor package according to claim 1 , wherein the first semiconductor chip and the one or more spacers that have the same planar shape as the first semiconductor chip are respectively adjacent to opposite ones of the corners of the lowermost second semiconductor chip, in plan view.

6. The semiconductor package according to claim 1 ,
wherein the lowermost second semiconductor chip has a first side and a second side that are opposite to each other in a first direction, and
wherein the chip stack has an offset stack structure in a stepped shape tilted in a second direction that is opposite to the first direction.

7. The semiconductor package according to claim 6 , wherein the signal pattern comprises:
a first signal pad spaced apart from the chip stack in the second direction and electrically connected to the first semiconductor chip,
a second signal pad spaced apart from the chip stack in the second direction and electrically connected to the one or more second semiconductor chips; and
a conductive line connecting the first signal pad and the second signal pad.

8. The semiconductor package according to claim 7 , wherein a first distance between the first signal pad and the second signal pad is less than a second distance between the second signal pad and the first side of the lowermost second semiconductor chip.

9. The semiconductor package according to claim 1 ,
wherein the chip stack has a vertical stack structure in which the one or more second semiconductor chips substantially overlap each other entirely, and
wherein the one or more second semiconductor chips are electrically connected to the first semiconductor chip through a through-silicon-via passing through the chip stack.

10. The semiconductor package according to claim 1 ,
wherein a side of the third semiconductor chip is aligned with a side of the lowermost second semiconductor chip.

11. The semiconductor package according to claim 1 ,
wherein at least one of the one or more second semiconductor chips of the chip stack does not overlap the first semiconductor chip in the plan view.

Assignees

• Park Chul
• Lee Seonggwan
• Park Minkyeong
• Samsung Electronics Co Ltd

Inventors

• Park Chul
• Lee Seonggwan
• Park Minkyeong

Classifications

• H10W90/754

  between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

• H10W90/752

  between stacked chips · CPC title

• H10W90/297

  characterised by the through-semiconductor vias [TSVs] in the stacked chips · CPC title

• H10W90/291

  characterised by containers, encapsulations, or other housings for the stacked chips · CPC title

• H10W90/24

  at least one of the stacked chips being laterally offset from a neighbouring stacked chip, e.g. chip stacks having a staircase shape · CPC title