GOA circuits, display devices and the driving methods of the GOA circuits

Patent metadata

Field	Value
Publication number	US-10204579-B2
Application number	US-201514889423-A
Country	US
Kind code	B2
Filing date	Oct 21, 2015
Priority date	Sep 23, 2015
Publication date	Feb 12, 2019
Grant date	Feb 12, 2019

Abstract

A GOA circuit, a display device, and a driving method of GOA circuit are disclosed. A N-th level GOA unit is configured for charging the N-th level horizontal scanning line (G(N)) within a display area of the display device. The N-th level horizontal scanning line (G(N)) connects to GAS. In response to the GAS, the horizontal scanning lines corresponding to all of the GOA units are in a charging state. In this way, the horizontal scanning lines at each level are connected to the GAS, such that when the GAS are valid, the corresponding horizontal scanning line at each level are in the charging state of in an on-state so as to realize the All Gate On function.

First claim

What is claimed is:

1. A GOA circuit for driving display devices, comprising:
a plurality of cascaded GOA units, a N-th level GOA unit is configured for charging the N-th level horizontal scanning line (G(N)) within a display area of the display device, the N-th level horizontal scanning line (G(N)) connects to gate all selected signals (GAS), in response to the GAS, the horizontal scanning lines corresponding to all of the GOA units are in a charging state, wherein N is a positive integer larger than or equal to one;
wherein the N-th level GOA unit comprises a N-th level pull-down module, an input end of the N-th level pull-down module connects with a N-th level pull-down controlling signals point (P(N)), a control end of the N-th level pull-down module connects with first voltage signals, an output end of the N-th level pull-down module connects to the N-th level gate signals point (Q(N)) and the N-th level horizontal scanning line (G(N));
the N-th level pull-down module comprises a fourteenth transistor, wherein a gate of the fourteenth transistor connects to horizontal scanning line of the GOA unit at a previous level, a drain of the fourteenth transistor receives the first voltage signals, and a source of the fourteenth transistor connects with the N-th level pull-down controlling signals point (P(N));
the n-th level GOA unit further comprises a level module having a second transistor connects with a N-th level gate signals point (Q(N)), a source of the second transistor connects with first clock signals (CK(N)), when the N-th level gate signals point (Q(N)) turns on the second transistor, the first clock signals (CK(N)) operates as the level signals (STN(N)) passing through a drain of the second transistor and then the first clock signals (CK(N)) are transmitted to the GOA unit at the next level; and
wherein the N-th level GOA unit comprises a N-th level pull-up controlling module, a N-th level pull-up module, and a N-th level pull-down maintaining module;
an output end of the N-th level pull-up controlling module connects to the N-th level gate signals point (Q(N));
an input end of the N-th level pull-up module connects to the N-th level gate signals point (Q(N)), a control end of the N-th level pull-up module receives the first clock signals (CK(N)), an output end of the N-th level pull-up module connects to the N-th level horizontal scanning line (G(N));
a control end of the N-th level pull-down maintaining module connects with second clock signals (CK(N+1)) or third clock signals (CK(N−1)), and an output end of the N-th level pull-down maintaining module connects to the N-th pull-down controlling signals (P(N)); and
wherein the N-th level pull-up controlling module outputs pull-up control signals to the N-th level gate signals point such that, in response to the pull-up control signals, the N-th level pull-up module outputs the first clock signals (CK(N)) to the N-th level horizontal scanning line (G(N)), when the N-th level horizontal scanning line (G(N)) is charged after in response to the first clock signals (CK(N)), the N-th level pull-down maintaining module outputs the second clock signals (CK(N+1)) or the third clock signals (CK(N−1)) to the N-th level pull-down controlling signals point (P(N)), such that the N-th level pull-down module transmits the first voltage signals respectively to the N-th level gate signals point (Q(N)) and the N-th level horizontal scanning line (G(N)) to turn off the N-th level horizontal scanning line (G(N)), the N-th level pull-down maintaining module maintains the N-th level horizontal scanning line (G(N)) to be in an off-state in response to the second clock signals (CK(N+1)) or the third clock signals (CK(N−1)).

2. The GOA circuit as claimed in claim 1 , wherein the N-th level GOA unit comprises a full-on controlling module, the full-on controlling module comprises a first transistor, a gate and a source of the first transistor are short-connected and connect to the GAS, and a drain of the first transistor connects with the N-th level horizontal scanning line (G(N)).

3. The GOA circuit as claimed in claim 1 , wherein the N-th level pull-up controlling module comprises a third transistor, a fourth transistor, and a fifth transistor;
a gate of the third transistor receives forward scanning signals (U2D), a source of the third transistor connects to the horizontal scanning line (G(N−2)) at the previous level, and a drain of the third transistor connects with a source of the fifth transistor;
a gate of the fourth transistor receives backward scanning signals (D2U), a source of the fourth transistor connects with the horizontal scanning line (G(N+2)) at the next level, and a drain of the fourth transistor connects with the source of the fifth transistor; and
a gate of the fifth transistor receives fourth clock signals (CK(N−2)), and a drain of the fifth transistor connects with the N-th level gate signals point (Q(N)).

4. The GOA circuit as claimed in claim 3 , wherein the N-th level pull-up module comprises a sixth transistor and a first capacitor;
a gate of the sixth transistor connects with the N-th level gate signals point (Q(N)), a source of the sixth transistor receives the first clock signals (CK(N)), and a drain of the sixth transistor connects with the N-th level horizontal scanning line (G(N)); and
one end of the first capacitor connects with the gate of the sixth transistor, and the other end of the first capacitor connects with the N-th level horizontal scanning line (G(N)).

5. The GOA circuit as claimed in claim 3 , wherein the N-th level pull-down module comprises a seventh transistor and an eighth transistor;
a gate of the eighth transistor connects with the N-th level pull-down controlling signals point (P(N)), a source of the eighth transistor receives the first voltage signals, and a drain of the eighth transistor connects with the N-th level gate signals point (Q(N));
a gate of the eighth transistor connects with the N-th level pull-down controlling signals point (P(N)), a source of the eighth transistor receives the first voltage signals, and a drain of the eighth transistor connects with the N-th level horizontal scanning line (G(N));
the N-th level pull-down maintaining module comprises a ninth transistor a tenth transistor, and an eleventh transistor;
a gate of the tenth transistor connects to the forward scanning control signals (U2D), a source of the tenth transistor connects with the second clock signals (CK(N+1)), a drain of the tenth transistor connects with a gate of the eleventh transistor;
a gate of the tenth transistor connects to the backward scanning signals (D2U), a source of the tenth transistor receives the third clock signals (CK(N−1)), a drain of the tenth transistor connects with the gate of the eleventh transistor; and
a source of the eleventh transistor receives the second voltage signals, and a drain of the eleventh transistor connects with the N-th level pull-down controlling signals point (P(N)).

6. The GOA circuit as claimed in claim 5 , wherein the N-th level GOA unit comprises a pull-down maintaining module having a twelveth transistor, a gate of the twelveth transistor receives the GAS, a source of the twelveth transistor receives the first voltage signals, a drain of the twelveth transistor connects with the N-th level pull-down controlling signals point (P(N)).

7. A display device, comprising:
a GOA circuit comprises a plurality of cascaded GOA units, a N-th level GOA unit is configured for charging the N-th level horizontal scanning line (G(N)) within a display area of the display device, the N-th level horizontal scanning line (G(N)) connects to GAS, in response to the GAS, the horizontal scanning lines corresponding to all of the GOA units are in a charging state, wherein

Assignees

• Shenzhen China Star Optoelect
• Wuhan China Star Optoelectronics Technology Co Ltd

Inventors

• Xiao Juncheng
• Cao Shangcao
• Dai Ronglei
• Yan Yao

Classifications

• G09G2300/0426

  Layout of electrodes and connections · CPC title

• G09G2300/0408

  Integration of the drivers onto the display substrate · CPC title

• G09G3/3677 Primary

  suitable for active matrices only · CPC title

• G09G2310/08

  Details of timing specific for flat panels, other than clock recovery · CPC title

• G11C19/28

  using semiconductor elements (G11C19/14, G11C19/36 take precedence) · CPC title