Iterative Estimation Hardware
US-2026029991-A1 · Jan 29, 2026 · US
This page is not indexed by search engines while we improve data quality.
Rose Thomas patents
Rose Thomas is listed as an inventor on 47 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Rose Thomas |
| Total patents | 47 |
| First publication | Jan 27, 2015 |
| Latest publication | Jan 29, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Iterative estimation hardware
US-12450031-B2 · Oct 21, 2025 · US
Performing Constant Modulo Arithmetic
US-2025156152-A1 · May 15, 2025 · US
Sorting memory address requests for parallel memory access using input address match masks
US-2025156342-A1 · May 15, 2025 · US
Sorting memory address requests for parallel memory access using input address match masks
US-12298924-B2 · May 13, 2025 · US
Performing constant modulo arithmetic
US-12282751-B2 · Apr 22, 2025 · US
Selecting an ith largest or a pth smallest number from a set of n m-bit numbers
US-2024402991-A1 · Dec 5, 2024 · US
Selecting an Ith largest or a Pth smallest number from a set of n m-bit numbers
US-12086566-B2 · Sep 10, 2024 · US
Sorting memory address requests for parallel memory access using input address match masks
US-2024078194-A1 · Mar 7, 2024 · US
Truncated array for multiplication by rational
US-2023376275-A1 · Nov 23, 2023 · US
Recent patents
Latest publications not already listed above.
Sorting memory address requests for parallel memory access using input address match masks
US-11816044-B2 · Nov 14, 2023 · US
Truncated array for performing division
US-2023229394-A1 · Jul 20, 2023 · US
Multiplication by a rational in hardware with selectable rounding mode
US-2023229397-A1 · Jul 20, 2023 · US
Constant multiplication by division
US-2023031551-A1 · Feb 2, 2023 · US
Hybrid fixed logic for performing multiplication
US-2023030495-A1 · Feb 2, 2023 · US
Selecting an ith largest or a pth smallest number from a set of n m-bit numbers
US-11531522-B2 · Dec 20, 2022 · US
Iterative Estimation Hardware
US-2022391205-A1 · Dec 8, 2022 · US
Performing constant modulo arithmetic
US-2022365755-A1 · Nov 17, 2022 · US
Data selection for a processor pipeline using multiple supply lines
US-11429389-B2 · Aug 30, 2022 · US
Iterative estimation hardware
US-11422802-B2 · Aug 23, 2022 · US
Performing constant modulo arithmetic
US-11409500-B2 · Aug 9, 2022 · US
Sorting memory address requests for parallel memory access using input address match masks
US-2022156203-A1 · May 19, 2022 · US
Sorting memory address requests for parallel memory access using input address match masks
US-11249925-B2 · Feb 15, 2022 · US
Data Selection for a Processor Pipeline Using Multiple Supply Lines
US-2021081205-A1 · Mar 18, 2021 · US
Performing constant modulo arithmetic
US-2021081178-A1 · Mar 18, 2021 · US
Performing constant modulo arithmetic
US-10877732-B2 · Dec 29, 2020 · US
Selection of data for processor pipelines using multiple supply lines wherein in one of two modes the same data is supplied to both inputs of a processing element
US-10877760-B2 · Dec 29, 2020 · US
Performing constant modulo arithmetic
US-2020272423-A1 · Aug 27, 2020 · US
Sorting memory address requests for parallel memory access using input address match masks
US-2020218674-A1 · Jul 9, 2020 · US
Iterative Estimation Hardware
US-2020201629-A1 · Jun 25, 2020 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Imagination Tech Ltd | 48 |
Top CPC classifications
Most common classification codes across this inventor's patents.