Efficient transport flow processing on an accelerator
US-10715451-B2 · Jul 14, 2020 · US
This page is not indexed by search engines while we improve data quality.
Raindel Shachar patents
Raindel Shachar is listed as an inventor on 30 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Raindel Shachar |
| Total patents | 30 |
| First publication | Jan 29, 2015 |
| Latest publication | Jul 14, 2020 |
Notable patents
Publications ranked by popularity score, then publication date.
Collaborative hardware interaction by multiple entities using a shared queue
US-10331595-B2 · Jun 25, 2019 · US
Access control in peer-to-peer transactions over a peripheral component bus
US-10303647-B2 · May 28, 2019 · US
Enforcing transaction order in peer-to-peer interactions
US-10248610-B2 · Apr 2, 2019 · US
Low-latency processing in a network node
US-10218645-B2 · Feb 26, 2019 · US
Host bus access by add-on devices via a network interface controller
US-10152441-B2 · Dec 11, 2018 · US
Network-based computational accelerator
US-10135739-B2 · Nov 20, 2018 · US
Direct access to local memory in a PCI-E device
US-10120832-B2 · Nov 6, 2018 · US
Backward congestion notification in layer-3 networks
US-10009277-B2 · Jun 26, 2018 · US
Adaptive routing controlled by source node
US-9894005-B2 · Feb 13, 2018 · US
Recent patents
Latest publications not already listed above.
Network-attached memory
US-9648081-B2 · May 9, 2017 · US
Application-assisted handling of page faults in I/O operations
US-9639464-B2 · May 2, 2017 · US
Page resolution status reporting
US-9632901-B2 · Apr 25, 2017 · US
Backward congestion notification in layer-3 networks
US-2017041239-A1 · Feb 9, 2017 · US
Access control in peer-to-peer transactions over a peripheral component bus
US-2017017609-A1 · Jan 19, 2017 · US
Methods and systems for network congestion management
US-9544239-B2 · Jan 10, 2017 · US
Enforcing transaction order in peer-to-peer interactions
US-2016378709-A1 · Dec 29, 2016 · US
Host bus access by add-on devices via a network interface controller
US-2016342547-A1 · Nov 24, 2016 · US
Congestion control enforcement in a virtualized environment
US-9497125-B2 · Nov 15, 2016 · US
Efficient transport flow processing on an accelerator
US-2016330301-A1 · Nov 10, 2016 · US
Network-based computational accelerator
US-2016330112-A1 · Nov 10, 2016 · US
Adaptive routing controlled by source node
US-2016294715-A1 · Oct 6, 2016 · US
Collaborative hardware interaction by multiple entities using a shared queue
US-2016117277-A1 · Apr 28, 2016 · US
Sharing address translation between CPU and peripheral devices
US-9298642-B2 · Mar 29, 2016 · US
Page resolution status reporting
US-2016077946-A1 · Mar 17, 2016 · US
Shared memory access using independent memory maps
US-9256545-B2 · Feb 9, 2016 · US
Direct access to local memory in a pci-e device
US-2015347349-A1 · Dec 3, 2015 · US
Network-attached memory
US-2015293881-A1 · Oct 15, 2015 · US
Low-latency processing in a network node
US-2015288624-A1 · Oct 8, 2015 · US
Congestion control enforcement in a virtualized environment
US-2015029853-A1 · Jan 29, 2015 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Mellanox Technologies Ltd | 34 |
| Mellanox Tech Tlv Ltd | 2 |
| Raindel Shachar | 1 |
| Hadas Yishai Israel | 1 |
| Dubman Mike | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F15/17331 | 9 |
| G06F13/4282 | 8 |
| G06F13/385 | 6 |
| H04L47/2441 | 6 |
| G06F13/28 | 6 |