Thin and high-quality oxide layers
US-2025379047-A1 · Dec 11, 2025 · US
This page is not indexed by search engines while we improve data quality.
Lo Andy patents
Lo Andy is listed as an inventor on 23 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Lo Andy |
| Total patents | 23 |
| First publication | Jan 29, 2015 |
| Latest publication | Dec 11, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Deep trench sidewall passivation using conformal plasma doping and low-temperature thermal treatments
US-2025338641-A1 · Oct 30, 2025 · US
Formation of gate all around device
US-12363948-B2 · Jul 15, 2025 · US
Formation Of Gate All Around Device
US-2025203942-A1 · Jun 19, 2025 · US
Conformal oxidation for gate all around nanosheet I/O device
US-12243941-B2 · Mar 4, 2025 · US
Treatments for thin films used in photolithography
US-2025062123-A1 · Feb 20, 2025 · US
Gate all around I/O engineering
US-11923441-B2 · Mar 5, 2024 · US
Gate All Around I/O Engineering
US-2022399457-A1 · Dec 15, 2022 · US
Gate all around I/O engineering
US-11450759-B2 · Sep 20, 2022 · US
Methods and apparatus for integrated selective monolayer doping
US-11373871-B2 · Jun 28, 2022 · US
Recent patents
Latest publications not already listed above.
Formation of gate all around device
US-2022123123-A1 · Apr 21, 2022 · US
Conformal oxidation for gate all around nanosheet i/o device
US-2022037529-A1 · Feb 3, 2022 · US
Method of fabricating a semiconductor device having reduced contact resistance
US-11195923-B2 · Dec 7, 2021 · US
Semiconductor device, method of making a semiconductor device, and processing system
US-11152479-B2 · Oct 19, 2021 · US
Gate All Around I/O Engineering
US-2021104617-A1 · Apr 8, 2021 · US
Semiconductor device, method of making a semiconductor device, and processing system
US-2020258997-A1 · Aug 13, 2020 · US
Method of fabricating a semiconductor device having reduced contact resistance
US-2020203490-A1 · Jun 25, 2020 · US
Methods and apparatus for integrated selective monolayer doping
US-2020161134-A1 · May 21, 2020 · US
Impulse noise mitigation under out-of-band interference conditions
US-9419661-B2 · Aug 16, 2016 · US
Impulse noise mitigation under out-of-band interference conditions
US-2016049971-A1 · Feb 18, 2016 · US
Impulse noise mitigation under out-of-band interference conditions
US-9166637-B2 · Oct 20, 2015 · US
Method and apparatus for efficient DC calibration in a direct-conversion system with variable DC gain
US-9124338-B2 · Sep 1, 2015 · US
Impulse noise mitigation under out-of-band interference conditions
US-2015030110-A1 · Jan 29, 2015 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Applied Materials Inc | 18 |
| Maxlinear Inc | 6 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10D30/024 | 11 |
| H10P14/6309 | 10 |
| H10P14/69215 | 10 |
| B82Y10/00 | 9 |
| H10D30/6735 | 9 |