Capacitor connections in dielectric layers
US-12426247-B2 · Sep 23, 2025 · US
This page is not indexed by search engines while we improve data quality.
Arslan Umut patents
Arslan Umut is listed as an inventor on 24 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Arslan Umut |
| Total patents | 24 |
| First publication | Jun 16, 2016 |
| Latest publication | Sep 23, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Two transistor memory cell using stacked thin-film transistors
US-12238913-B2 · Feb 25, 2025 · US
Capacitor separations in dielectric layers
US-11991873-B2 · May 21, 2024 · US
Capacitor connections in dielectric layers
US-2024049450-A1 · Feb 8, 2024 · US
Capacitor connections in dielectric layers
US-11832438-B2 · Nov 28, 2023 · US
Memory architecture at back-end-of-line
US-11690212-B2 · Jun 27, 2023 · US
Capacitor separations in dielectric layers
US-2023200043-A1 · Jun 22, 2023 · US
Two transistor memory cell using stacked thin-film transistors
US-2023171936-A1 · Jun 1, 2023 · US
Intermediate separation layers at the back-end-of-line
US-11652047-B2 · May 16, 2023 · US
Capacitor separations in dielectric layers
US-11610894-B2 · Mar 21, 2023 · US
Recent patents
Latest publications not already listed above.
Memory cells based on vertical thin-film transistors
US-11462541-B2 · Oct 4, 2022 · US
Stacked thin-film transistor based embedded dynamic random-access memory
US-11450669-B2 · Sep 20, 2022 · US
Memory architecture at back-end-of-line
US-2020411524-A1 · Dec 31, 2020 · US
Intermediate separation layers at the back-end-of-line
US-2020411426-A1 · Dec 31, 2020 · US
Capacitor connections in dielectric layers
US-2020411525-A1 · Dec 31, 2020 · US
Capacitor separations in dielectric layers
US-2020411520-A1 · Dec 31, 2020 · US
Air gaps and capacitors in dielectric layers
US-2020411635-A1 · Dec 31, 2020 · US
Memory cells based on vertical thin-film transistors
US-2020194434-A1 · Jun 18, 2020 · US
Two transistor memory cell using stacked thin-film transistors
US-2020091156-A1 · Mar 19, 2020 · US
Stacked thin-film transistor based embedded dynamic random-access memory
US-2020035683-A1 · Jan 30, 2020 · US
Apparatuses and methods to control operations performed on resistive memory cells
US-2020005866-A1 · Jan 2, 2020 · US
Apparatuses and methods to control operations performed on resistive memory cells
US-10515697-B1 · Dec 24, 2019 · US
Apparatus for boosting source-line voltage to reduce leakage in resistive memories
US-9418761-B2 · Aug 16, 2016 · US
Apparatus for boosting source-line voltage to reduce leakage in resistive memories
US-2016172059-A1 · Jun 16, 2016 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 23 |
| Alzate Vinasco Juan G | 1 |
| Sharma Abhishek A | 1 |
| Hamzaoglu Fatih | 1 |
| Sell Bernhard | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| H10B12/30 | 17 |
| H10B12/05 | 12 |
| H10D86/60 | 12 |
| H10D86/423 | 10 |
| H10B12/03 | 9 |