Semiconductor wafer inspection apparatus and semiconductor wafer inspection method

US9869715B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9869715-B2
Application numberUS-201615236297-A
CountryUS
Kind codeB2
Filing dateAug 12, 2016
Priority dateDec 16, 2014
Publication dateJan 16, 2018
Grant dateJan 16, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention provides a semiconductor wafer inspection apparatus and a semiconductor wafer inspection method that can suppress warpage in a semiconductor wafer due to a temperature difference between the mounting surface of a table and the semiconductor wafer. In a prober of the present invention, a semiconductor wafer is heated to have a second temperature which is equal to or lower than a first temperature in a preheating step using an oven, and then the semiconductor wafer is placed on a mounting surface of a table which is heated to the first temperature. Thus, because a temperature difference between the mounting surface of the table and the semiconductor wafer is reduced in the prober, it is possible to suppress warpage in the semiconductor wafer that occurs right after the semiconductor wafer is placed on the mounting surface.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor wafer inspection apparatus which brings a probe into contact with a semiconductor device on a semiconductor wafer placed on a heated table and inspects electric characteristics of the semiconductor device, comprising: a preheating heater configured to preheat the semiconductor wafer; and a conveyance arm configured to convey the semiconductor wafer to the preheating heater and to convey the semiconductor wafer which has been preheated by the preheating heater to the table, wherein the preheating heater preheats the semiconductor wafer while the semiconductor wafer is held by the conveyance arm, a first portion of the conveyance arm is disposed within the preheating heater, and a second portion of the conveyance arm is disposed outside the preheating heater. 2. The semiconductor wafer inspection apparatus according to claim 1 , wherein the preheating heater preheats the semiconductor wafer in a position separated from the table with heat propagated by convection or radiation from the table in a state where the semiconductor wafer is held by the conveyance arm. 3. The semiconductor wafer inspection apparatus according to claim 1 , wherein the preheating heater comprises: a housing having an entrance/exit for the semiconductor wafer; and a heater configured to heat internal space of the housing. 4. The semiconductor wafer inspection apparatus according to claim 1 , wherein the conveyance arm is configured to rotate for receiving and conveying the semiconductor wafer. 5. The semiconductor wafer inspection apparatus according to claim 1 , wherein the conveyance arm includes a heat-resistant ceramic. 6. A semiconductor wafer inspection method in which a probe is brought into contact with a semiconductor device on a semiconductor wafer placed on a heated table and the semiconductor device is inspected for electric characteristics, comprising: a preheating step of preheating the semiconductor wafer; and a conveyance step of conveying the semiconductor wafer to a preheating position and conveying the semiconductor wafer which has been preheated in the preheating position to the table, wherein in the preheating step, the semiconductor wafer is preheated while the semiconductor wafer is held by a conveyance arm which conveys the semiconductor wafer, a first portion of the conveyance arm is disposed within the preheating heater, and a second portion of the conveyance arm is disposed outside the preheating heater. 7. The semiconductor wafer inspection method according to claim 6 , wherein the preheating step is a step of preheating the semiconductor wafer in a housing, wherein the semiconductor wafer is preheated in the preheating position in the housing in a state where the semiconductor wafer is held by the conveyance arm. 8. The semiconductor wafer inspection method according to claim 6 , wherein in the preheating step, the semiconductor wafer is preheated in the preheating position separated from the table with heat propagated by convection or radiation from the table in a state where the semiconductor wafer is held by the conveyance arm. 9. The semiconductor wafer inspection method according to claim 6 , wherein in the conveyance step, the conveyance arm rotates from a receiving position for conveying the semiconductor wafer. 10. The semiconductor wafer inspection method according to claim 6 , wherein the conveyance arm includes a heat-resistant ceramic.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9869715B2 cover?
The present invention provides a semiconductor wafer inspection apparatus and a semiconductor wafer inspection method that can suppress warpage in a semiconductor wafer due to a temperature difference between the mounting surface of a table and the semiconductor wafer. In a prober of the present invention, a semiconductor wafer is heated to have a second temperature which is equal to or lower t…
Who is the assignee on this patent?
Tokyo Seimitsu Co Ltd
What technology area does this patent fall under?
Primary CPC classification G01R31/2875. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 16 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).