Forming stacked nanowire semiconductor device
US-2017222024-A1 · Aug 3, 2017 · US
US9842777B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9842777-B2 |
| Application number | US-201615199535-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 30, 2016 |
| Priority date | Jul 2, 2015 |
| Publication date | Dec 12, 2017 |
| Grant date | Dec 12, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The disclosed technology generally relates to semiconductor devices, and more particularly to transistor devices comprising multiple channels. In one aspect, a method of fabricating a transistor device comprises forming on the substrate a plurality of vertically repeating layer stacks each comprising a first layer, a second layer and a third layer stacked in a predetermined order, wherein each of the first, second and third layers is formed of silicon, silicon germanium or germanium and has a different germanium concentration compared to the other two of the first, second and third layers. The method additionally includes selectively removing the first layer with respect to the second and third layers from each of the layer stacks, such that a gap interposed between the second layer and the third layer is formed in each of the layer stacks. The method further includes selectively removing the second layer from each of the layer stacks with respect to the third layer, wherein removing the second layer comprises at least partially removing the second layer through the gap, thereby defining the channels comprising a plurality of vertically arranged third layers.
Opening claim text (preview).
What is claimed is: 1. A method of fabricating a transistor device comprising a plurality of channels arranged in a vertical stack, the method comprising: providing a substrate; forming on the substrate in at least a first channel region a plurality of vertically repeating layer stacks, each of the layer stacks comprising a first layer, a second layer and a third layer stacked in a predetermined order, wherein each of the first, second and third layers is formed of silicon, silicon germanium or germanium and has a different germanium concentration compared to the other two of the first, second and third layers; selectively removing the first layer with respect to the second and third layers from each of the layer stacks, such that a gap interposed between the second layer and the third layer is formed in each of the layer stacks; and selectively removing the second layer with respect to the third layer from each of the layer stacks, wherein removing the second layer comprises at least partially removing the second layer through the gap, thereby defining the channels comprising a plurality of vertically arranged third layers. 2. The method according to claim 1 , wherein the first layer has a relatively low germanium concentration, the third layer has a relatively high germanium concentration higher than the low germanium concentration, and the second layer has a germanium concentration between the relatively low germanium and the relatively high germanium concentration, wherein selectively removing the first layer and selectively removing the second layer each comprises etching in a wet alkaline solution. 3. The method according to claim 2 , wherein the wet alkaline solution comprises one or more selected from the group consisting of tetramethylammonium hydroxide (TMAH), NaOH, KOH, ethylene diamine pyrocatechol (EDP) and NH 4 OH. 4. The method according to claim 1 , wherein the first layer has a relatively high germanium concentration, the third layer has a relatively low germanium concentration lower than the relatively high germanium concentration, and the second layer has germanium concentration between the relatively low germanium concentration and the relatively high concentration, and wherein selectively removing the first layer and selectively removing the second layer each comprises dry etching using a gas mixture comprising HCl, dry-etching using a gas mixture comprising CF 4 or wet-etching in a solution comprising a mixture of ammonia and hydrogen peroxide (APM). 5. The method according to claim 1 , wherein the first layer has a relatively high germanium concentration, the second layer has a relatively low germanium lower than the relatively high germanium concentration and the third layer has a germanium concentration between the relatively low germanium concentration and the relatively high germanium concentration, and wherein selectively removing the first layer comprises etching using a solution of O 3 and deionized water (DIW), a solution of O 3 and HCl or a solution of O 3 and NH 4 OH, and wherein selectively removing the second layer comprises etching in a wet alkaline solution. 6. The method according to claim 1 , wherein forming the plurality of vertically repeating layer stacks comprises growing in at least the first channel region, a second channel region and a third channel region, wherein each the plurality of vertically repeating layer stacks comprises a silicon layer, a silicon germanium layer and a germanium layer in a predetermined order, wherein the method further comprises: applying the method according to claim 2 in the first channel region; applying the method according to claim 4 in the second channel region; and applying the method according to claim 5 in the third channel region. 7. The method according to claim 1 , further comprising providing one or more gate structures surrounding the channels. 8. The method according claim 1 , wherein each of the vertically repeating layer stacks comprises: the third layer formed on the substrate, the third layer having a relatively high germanium concentration; the first layer formed on the third layer, the first layer having a relatively low germanium concentration lower than the relatively high germanium concentration; and the second layer formed on the first layer, the second layer having a germanium concentration between the relatively high germanium concentration and the relatively low germanium concentration. 9. The method according to claim 8 , wherein the substrate is a strain relaxed buffer (SRB) SiGe substrate or a silicon substrate, and wherein each of the first to third layers has a thickness and a composition such that, as formed, the third layer is compressive-strained, the first layer is tensile-strained and the second layer is strain-relaxed or strained. 10. The method according claim 1 , wherein each of the vertically repeating layer stacks comprises: the third layer formed on the substrate, the third layer having a relatively high germanium concentration; the first layer formed over the third layer, the first layer having a relatively low germanium concentration lower than the relatively high germanium concentration; and the second layer interposed between the first layer and the third layer, the second layer having a germanium concentration between the relatively high germanium concentration and the relatively low germanium concentration. 11. The method according to claim 1 , wherein forming the plurality of vertically repeating layer stacks includes growing one layer stack directly on another layer stack. 12. A CMOS device comprising at least three types of transistor devices arranged in a substrate, wherein each type of transistor devices comprises multiple nanowire channels arranged in a vertical stack, wherein the nanowire channels of the same type of transistor devices comprise the same materials, and wherein a first type of transistor devices comprises Si nanowire channels, a second type of transistor devices comprises Ge nanowire channels, and a third type of transistor devices comprises SiGe nanowire channels. 13. The CMOS device according to claim 12 , wherein the nanowire channels of the different types of transistor devices are arranged at different, non-overlapping height ranges above the substrate. 14. A method of fabricating a semiconductor device, comprising: providing a substrate; forming a plurality of vertically repeating layer stacks each comprising a first layer, a second layer and a third layer, wherein each of the first, second and third layers is formed of silicon, silicon germanium or germanium and has a germanium concentration different from the other two of the first, second and third layers; selectively removing the first layer from each of the layer stacks such that a gap interposed between the second layer and the third layer is formed; and selectively removing the second layer from each of the layer stacks, such that a plurality of vertically arranged third layers are formed. 15. The method of claim 14 , wherein selectively removing the first layer comprises completely removing the first layer, and wherein selectively removing the second layer comprises completely removing the second layer after the first layer is completely removed. 16. The method of claim 15 , wherein one of the first, second and third layers has a germanium concentration between about 25% and about 75%, and each of the others of the first, second and third layers has a germanium concentration that is different by at least 10%. 17. The method of claim 16 , wherein forming
of Group IV materials · CPC title
Manufacture or treatment of nanostructures · CPC title
Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic · CPC title
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.