N-stacked field effect transistor based traveling wave power amplifier for monolithic microwave integrated circuits

US9780746B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9780746-B1
Application numberUS-201615097700-A
CountryUS
Kind codeB1
Filing dateApr 13, 2016
Priority dateApr 13, 2016
Publication dateOct 3, 2017
Grant dateOct 3, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus includes an input port, an output port, and a plurality of amplifier stages connected in parallel between the input port and the output port. Each of the amplifier stages comprises a common source field effect transistor (CSFET) and at least two common gate field effect transistors (CGFETs) coupled in series with a drain of the common source FET. At least one of the common gate field effect transistors of each stage includes a stabilizing network connected between drain and source diffusions.

First claim

Opening claim text (preview).

The invention claimed is: 1. An apparatus comprising: an input port; an output port; and a plurality of amplifier stages connected in parallel between the input port and the output port, wherein (i) each of the amplifier stages comprises a common source field effect transistor (CSFET) and at least two common gate field effect transistors (CGFETs) coupled in series with a drain of the common source FET, (ii) at least one of the common gate field effect transistors of each stage includes an integrated stabilizing network comprising a capacitor and a resistor connected in series between a drain combiner and a source pad, and (iii) the integrated stabilizing network is integrated within the at least one common gate field effect transistor. 2. The apparatus according to claim 1 , wherein: the capacitor of said integrated stabilizing network comprises a metal-insulator-metal capacitor; and the resistor of said integrated stabilizing network comprises a mesa resistor. 3. The apparatus according to claim 1 , wherein the plurality of amplifier stages form an N-stacked FET traveling wave amplifier (TWA), with N being an integer greater than 2. 4. The apparatus according to claim 3 , wherein the traveling wave amplifier has a bandwidth ranging from DC to about 45 GHz. 5. The apparatus according to claim 1 , wherein the plurality of amplifier stages are disposed on a monolithic microwave integrated circuit. 6. The apparatus according to claim 1 , wherein the apparatus is part of a microwave or mm-wave power amplifier. 7. The apparatus according to claim 1 , wherein the field effect transistors are implemented in at least one of gallium arsenide (GaAs), gallium nitride (GaN), indium phosphide (InP), bipolar junction transistor (BJT), heterojunction bipolar transistor (HBT), high electron mobility transistor (HEMT), and pseudomorphic high electron mobility transistor (pHEMT) technologies. 8. The apparatus according to claim 1 , wherein each of the transistors in the amplifier stage are coupled using at least one of a microstrip line and a coplanar wave guide structure. 9. The apparatus according to claim 1 , wherein the amplifier stages are coupled using at least one of a microstrip line and a coplanar wave guide structure. 10. The apparatus according to claim 1 , wherein the common source field effect transistor (CSFET) and the at least two common gate field effect transistors (CGFETs) of each stage form a cascode amplifier stage. 11. A method of amplifying a radio frequency signal comprising: disposing a plurality of amplifier stages connected in parallel between an input port and an output port, wherein each of the amplifier stages comprises a common source field effect transistor (CSFET) and at least two common gate field effect transistors (CGFETs) coupled in series with a drain of the common source FET; and disposing an integrated stabilizing network within a layout of at least one the common gate field effect transistors of each stage, wherein said integrated stabilizing network comprises a capacitor and a resistor connected in series between a drain combiner and a source pad of the at least one of the common gate field effect transistors of each stage. 12. The method according to claim 11 , wherein: the capacitor of said integrated stabilizing network comprises a metal-insulator-metal capacitor; and the resistor of said integrated stabilizing network comprises a mesa resistor. 13. The method according to claim 11 , wherein the plurality of amplifier stages form an N-stacked FET traveling wave amplifier (TWA), with N being an integer greater than 2. 14. The method according to claim 13 , wherein the traveling wave amplifier has a bandwidth ranging from DC to about 45 GHz. 15. The method according to claim 11 , wherein the plurality of amplifier stages are disposed on a monolithic microwave integrated circuit. 16. The method according to claim 11 , wherein the radio frequency signal comprises a microwave or mm-wave signal. 17. The method according to claim 11 , wherein the field effect transistors are formed using at least one of gallium arsenide (GaAs), gallium nitride (GaN), indium phosphide (InP), bipolar junction transistor (BJT), heterojunction bipolar transistor (HBT), high electron mobility transistor (HEMT), and pseudomorphic high electron mobility transistor (pHEMT) technologies. 18. The method according to claim 11 , further comprising coupling each of the transistors in the amplifier stage in series using at least one of a microstrip line and a coplanar wave guide structure. 19. The method according to claim 11 , further comprising coupling each of the amplifier stages in parallel using at least one of a microstrip line and a coplanar wave guide structure. 20. The method according to claim 11 , wherein the common source field effect transistor (CSFET) and the at least two common gate field effect transistors (CGFETs) of each stage form a cascode amplifier stage.

Assignees

Inventors

Classifications

  • for HF amplifiers · CPC title

  • Interconnections or connectors in packages · CPC title

  • at high-frequency [HF] or radio frequency [RF] · CPC title

  • Interconnections having extended contours, e.g. pads having mesh shape or interconnections comprising connected parallel stripes · CPC title

  • with field-effect devices (H03F3/195 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9780746B1 cover?
An apparatus includes an input port, an output port, and a plurality of amplifier stages connected in parallel between the input port and the output port. Each of the amplifier stages comprises a common source field effect transistor (CSFET) and at least two common gate field effect transistors (CGFETs) coupled in series with a drain of the common source FET. At least one of the common gate fie…
Who is the assignee on this patent?
Macom Tech Solutions Holdings Inc
What technology area does this patent fall under?
Primary CPC classification H03F3/607. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).