Method of manufacturing semiconductor devices

US9748140B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9748140-B1
Application numberUS-201615154677-A
CountryUS
Kind codeB1
Filing dateMay 13, 2016
Priority dateMay 13, 2016
Publication dateAug 29, 2017
Grant dateAug 29, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for use in manufacturing semiconductor devices includes providing a wafer on a support, covering a central wafer portion of the wafer, and cutting a marginal wafer portion of the wafer from the wafer. According to an embodiment of an apparatus, the apparatus includes a support configured to support a wafer, a masking device configured to cover a central wafer portion of the wafer, and a cutting device configured to cut a marginal wafer portion of the wafer from the wafer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method, comprising: providing a wafer on a support; covering a central wafer portion of the wafer by setting a masking device over the central wafer portion of the wafer and leaving a space between a surface of the wafer at the central wafer portion of the wafer and the masking device; pressurizing the space between the surface of the wafer at the central wafer portion of the wafer and the masking device; and cutting a marginal wafer portion of the wafer from the wafer. 2. The method of claim 1 , wherein the central wafer portion of the wafer has a homogeneous thickness. 3. The method of claim 2 , wherein a thickness of the marginal wafer portion of the wafer is greater than a thickness of the central wafer portion of the wafer. 4. The method of claim 3 , wherein a contour of the masking device follows a circumferential contour of a step formed where the central wafer portion of the wafer abuts the marginal wafer portion of the wafer. 5. The method of claim 1 , wherein a stiffness of the masking device is greater than a stiffness of the central wafer portion of the wafer. 6. The method of claim 1 , wherein the masking device comprises a plate formed from a material selected from a group of materials consisting of metal, plastic and any combination or derivative of these materials. 7. The method of claim 1 , wherein the masking device comprises an opening that is configured as a duct for a gas, and wherein pressurizing the space between the surface of the wafer at the central wafer portion of the wafer and the masking device comprises providing the gas through the opening and into the space between the surface of the wafer at the central wafer portion of the wafer and the masking device. 8. The method of claim 1 , wherein setting the masking device over the central wafer portion of the wafer comprises setting the masking device onto a surface of the wafer at the central wafer portion of the wafer. 9. The method of claim 1 , wherein cutting the marginal wafer portion of the wafer from the wafer comprises cutting the marginal wafer portion with a laser beam. 10. An apparatus, comprising: a support configured to support a wafer; a masking device configured to cover a central wafer portion of the wafer, wherein the masking device is spaced apart from a surface of the wafer at the central wafer portion of the wafer, and wherein the masking device includes a duct configured to direct a gas into a space between the masking device and the surface of the wafer at the central wafer portion of the wafer; and a cutting device configured to cut a marginal wafer portion of the wafer from the wafer. 11. The apparatus of claim 10 , wherein the masking device has a stiffness that is greater than a stiffness of the wafer. 12. The apparatus of claim 11 , wherein the masking device comprises a metal plate. 13. The apparatus of claim 11 , wherein the masking device is configured to have a contour that follows a circumferential contour of a step formed where the central wafer portion of the wafer abuts the marginal wafer portion of the wafer, wherein the central wafer portion of the wafer is thinner than the marginal wafer portion of the wafer. 14. The apparatus of claim 11 , wherein the masking device comprises a duct configured to direct a fluid into a space between the masking device and a surface of the wafer at the central wafer portion of the wafer. 15. The apparatus of claim 10 , wherein the cutting device comprises a laser.

Assignees

Inventors

Classifications

  • of masks comprising inorganic materials · CPC title

  • characterised by the mechanical construction of the susceptor, stage or support · CPC title

  • mainly by radiation · CPC title

  • Apparatus for mechanical treatment or grinding or cutting · CPC title

  • H10P54/00Primary

    Cutting or separating of wafers, substrates or parts of devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9748140B1 cover?
A method for use in manufacturing semiconductor devices includes providing a wafer on a support, covering a central wafer portion of the wafer, and cutting a marginal wafer portion of the wafer from the wafer. According to an embodiment of an apparatus, the apparatus includes a support configured to support a wafer, a masking device configured to cover a central wafer portion of the wafer, and …
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H10P54/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 29 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).