Communication system, communication system control method, and program

US9727506B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9727506-B2
Application numberUS-201615063992-A
CountryUS
Kind codeB2
Filing dateMar 8, 2016
Priority dateOct 1, 2015
Publication dateAug 8, 2017
Grant dateAug 8, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Communication systems and communication control methods are disclosed. In one example, a slave device belonging to a group of devices to which arbitration is applicable sequentially transmits a start bit and a first address including a first bit having a value different from a corresponding first bit of predetermined pattern data. A master device sequentially transmits the start bit and the predetermined pattern data. The master device arbitrates the master device and the first slave device based on the value of the first bit.

First claim

Opening claim text (preview).

What is claimed is: 1. A communication system comprising: a first slave device configured to transmit and receive data, the first slave device belonging to a group of devices for which arbitration is applicable and being configured to sequentially transmit a start bit indicating communication start and a first address including a first bit having a value different from a corresponding first bit of predetermined pattern data; and a master device configured to sequentially transmit the start bit and the predetermined pattern data, wherein the master device arbitrates the master device and the first slave device based on the value of the first bit, wherein the first bit is transmitted according to an open drain circuit mode, and wherein in the absence of collision being detected in connection with the first bit, at least a second bit is transmitted according to a push-pull circuit mode. 2. The communication system according to claim 1 , further comprising: a second slave device configured to receive a second address in which a specific value is set in a first bit after the start bit and the predetermined pattern data are sequentially received, and transmit and receive data. 3. The communication system according to claim 2 , wherein the second slave device transmits an acknowledgment after the start bit and the predetermined pattern data are sequentially received, receives a restart condition indicating communication restart, and receives the second address. 4. The communication system according to claim 1 , wherein transmitting the first bit according to the open drain circuit mode is at a first communication rate, and transmitting the second bit according to the push-pull circuit mode is at a second communication rate, the second communication rate being higher than the first communication rate. 5. A communication system comprising: a first slave device configured to transmit and receive data, the first slave device belonging to a group of devices for which arbitration is applicable and being configured to sequentially transmit a start bit indicating communication start and a first address including a first bit having a value different from a corresponding first bit of predetermined pattern data a master device configured to sequentially transmit the start bit and the predetermined pattern data, wherein the master device arbitrates the master device and the first slave device based on the value of the first bit; and a second slave device configured to receive a second address in which a specific value is set in a first bit after the start bit and the predetermined pattern data are sequentially received, and transmit and receive data, wherein the first slave device stores a setting information indicating inclusion in the group of devices for which arbitration is applicable, wherein the second slave device stores the setting information indicating inclusion in a second group of devices for which arbitration is not applicable, and wherein the master device allocates the first address to the first slave device and allocates the second address to the second slave device based on the setting information. 6. The communication system according to claim 5 , wherein the first slave device stores the setting information in a first bus characteristic register, and wherein the second slave device stores the setting information in a second bus characteristic register. 7. A communication system comprising: a master device configured to sequentially transmit a start bit indicating communication start and predetermined pattern data, and transmit and receive data; and a first slave device configured to perform an in-band interrupt request, a secondary master request, or a peer to peer slave request, wherein the first slave device sequentially transmits the start bit and a first address including a first bit having a value different from a corresponding first bit of the predetermined pattern data, and transmits and receives data, and wherein the master device arbitrates the master device and the first slave device based on the value of the first bit, wherein the first bit is transmitted according to an open drain circuit mode, and wherein in the absence of collision being detected in connection with the first bit, at least a second bit is transmitted according to a push-pull circuit mode. 8. The communication system according to claim 7 , further comprising: a second slave device that does not perform any of the in-band interrupt request, the secondary master request, and the peer to peer slave request, wherein the second slave device receives a second address in which a specific value is set in a first bit after the start bit and the predetermined pattern data are sequentially received, and transmits and receives data. 9. The communication system according to claim 8 , wherein the second slave device transmits an acknowledgment after the start bit and the predetermined pattern data are sequentially received, receives a restart condition indicating communication restart, and then receives an address, and when the received address matches an address of the second slave device allocated from a master, transmits an acknowledgment, and then performs reception of write data transmitted from the master device or transmission of read data to the master device, and wherein the first slave device transmits an acknowledgment after the start bit and the predetermined pattern data are sequentially received when any of the in-band interrupt request, the secondary master request, and the peer to peer slave request is not performed, receives the restart condition, and then receives an address, and when the received address matches an address of the first slave device allocated from the master device, transmits an acknowledgment and then performs reception of write data transmitted from the master device or transmission of read data to the master device. 10. The communication system according to claim 7 , wherein transmitting the first bit according to the open drain circuit mode is at a first communication rate, and transmitting the second bit according to the push-pull circuit mode is at a second communication rate, the second communication rate being higher than the first communication rate. 11. A communication system comprising: a master device configured to sequentially transmit a start bit indicating communication start and predetermined pattern data, and transmit and receive data; a first slave device configured to perform an in-band interrupt request, a secondary master request, or a peer to peer slave request, wherein the first slave device sequentially transmits the start bit and a first address including a first bit having a value different from a corresponding first bit of the predetermined pattern data, and transmits and receives data, and wherein the master device arbitrates the master device and the first slave device based on the value of the first bit; and a second slave device that does not perform any of the in-band interrupt request, the secondary master request, and the peer to peer slave request, wherein the second slave device receives a second address in which a specific value is set in a first bit after the start bit and the predetermined pattern data are sequentially received, and transmits and receives data, wherein the first slave device stores a setting information indicating inclusion a group for which arbitration is applicable, wherein the second slave device stores the setting information indicating inclusion in a second group for which arbitration is not applicable, and wherein the master device allocates the first address to the first slave device and allocates

Assignees

Inventors

Classifications

  • using a clocked protocol · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • G06F13/364Primary

    using independent requests or grants, e.g. using separated request and grant lines · CPC title

  • with address mapping · CPC title

  • Assignment of addresses or identifiers to the modules of a bus system · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9727506B2 cover?
Communication systems and communication control methods are disclosed. In one example, a slave device belonging to a group of devices to which arbitration is applicable sequentially transmits a start bit and a first address including a first bit having a value different from a corresponding first bit of predetermined pattern data. A master device sequentially transmits the start bit and the pre…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification G06F13/4291. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 08 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).