Digital filtering for analog gain/phase errors
US-10581406-B2 · Mar 3, 2020 · US
US9685931B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9685931-B2 |
| Application number | US-201414471608-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 28, 2014 |
| Priority date | Aug 28, 2014 |
| Publication date | Jun 20, 2017 |
| Grant date | Jun 20, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Certain aspects of the present disclosure provide circuits for generating high accuracy millimeter wave or radio frequency (RF) wideband in-phase (I) and quadrature (Q) oscillating signals having acceptable amplitude and phase mismatch over process, voltage, and temperature (PVT) variations with reduced cost, area, and power consumption. In one example apparatus, a polyphase filter having a first stage and a second stage is provided. Each stage comprises resistive elements and capacitive elements. Certain aspects of the present disclosure provide for intentional resistive and/or capacitive value mismatch between the resistive or capacitive values of one or multiple stages such that the phase mismatch between the resulting I and Q signals may be reduced without degrading the amplitude mismatch. Certain aspects of the present disclosure provide for replacing the resistive elements in at least one stage with transistors operating in the triode region, where the on-resistance is controlled by a feedback network.
Opening claim text (preview).
What is claimed is: 1. A circuit for generating in-phase (I) and quadrature (Q) oscillating signals, comprising: a frequency synthesizer for generating an oscillating signal; and a polyphase filter configured to produce the I and Q oscillating signals from the oscillating signal, the polyphase filter comprising: a first stage having a resistor-capacitor (RC) polyphase filter stage topology and comprising a plurality of resistors and a first plurality of capacitors; and a second stage having the RC polyphase filter stage topology, cascaded with the first stage, and comprising a second plurality of capacitors, wherein resistance in the second stage is provided by a plurality of transistors, wherein gates of the transistors are controlled by a feedback network, the feedback network comprising a feedback transistor having a gate coupled to the gates of the plurality of transistors and configured to sink a reference current generated by a current source. 2. The circuit of claim 1 , wherein there are no resistors in the second stage. 3. The circuit of claim 1 , wherein the transistors are operated in a triode region of the transistors. 4. The circuit of claim 1 , wherein the feedback network comprises: an amplifier having a first input terminal, a second input terminal, and an output terminal, wherein the output terminal is connected with a gate of the feedback transistor; and a voltage reference configured to provide a reference voltage and connected with the first input terminal of the amplifier, wherein the amplifier drives the feedback transistor such that a feedback voltage provided by the reference current multiplied with an on-resistance of the feedback transistor and sensed by the second input terminal of the amplifier is equal to the reference voltage at the first input terminal. 5. The circuit of claim 4 , wherein the voltage reference is a bandgap voltage reference and wherein the current source is a bandgap current source. 6. The circuit of claim 1 , wherein the first stage comprises a 4-phase RC polyphase filter stage. 7. The circuit of claim 1 , wherein the second stage precedes the first stage. 8. The circuit of claim 1 , wherein the transistors comprise NMOS transistors. 9. The circuit of claim 1 , wherein the transistors comprise PMOS transistors. 10. The circuit of claim 1 , wherein the resistance in the second stage is programmable. 11. The circuit of claim 1 , wherein the capacitance of the capacitors in the second stage is programmable.
Distributed RC filters · CPC title
providing two or more phase shifted output signals, e.g. n-phase output · CPC title
Polyphase filters · CPC title
providing two or more phase shifted output signals, e.g. n-phase output · CPC title
Electrical filters; Controlling thereof · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.