Structure to reduce chip shift during assembly
US-2024395758-A1 · Nov 28, 2024 · US
US9589922B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9589922-B2 |
| Application number | US-201414214962-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 16, 2014 |
| Priority date | Mar 16, 2014 |
| Publication date | Mar 7, 2017 |
| Grant date | Mar 7, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic module is provided, which comprises a first carrier; an electronic chip comprising at least one electronic component and arranged on the first carrier; a spacing element comprising a surface arranged on the electronic chip and being in thermal conductive connection with the at least one electronic component; a second carrier arranged on the spacing element; and a mold compound enclosing the electronic chip and the spacing element at least partially; wherein the spacing element comprises a material having a CTE value being matched with at least one other CTE.
Opening claim text (preview).
What is claimed is: 1. An electronic module comprising, a first conductive board; an electronic chip comprising at least one electronic component and arranged on the first conductive board, a spacing element arranged on the electronic chip and being in conductive connection with the at least one electronic component; a second conductive board arranged on the spacer spacing element; and a mold compound enclosing the electronic chip and the spacing element at least partially and wherein the mold has a coefficient of thermal expansion value of x ppm/K; wherein the spacing element comprises a material having a coefficient of thermal expansion value laying in a range between (x−4)ppm/K and (x+4)ppm/K. 2. The electronic module according to claim 1 , wherein the first conductive board comprising a material selected out of the group consisting of: copper, and aluminium. 3. The electronic module according to claim 1 , wherein the second conductive board comprising a material selected out of the group consisting of: copper, and aluminium. 4. The electronic module according to claim 1 , wherein the coefficient of thermal expansion of the spacing element material is lower than 16 ppm/K. 5. The electronic module according to claim 1 , wherein the spacing element material coefficient of thermal expansion value is substantially matched with a coefficient of thermal expansion value of the mold compound.
between laterally-adjacent chips · CPC title
Encapsulations, e.g. protective coatings · CPC title
Soldering or alloying · CPC title
Soldering or alloying · CPC title
characterised by multiple insulating or insulated package substrates, interposers or RDLs · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.