Self-bias calculation on a substrate in a process chamber with bias power for single or multiple frequencies

US9406540B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9406540-B2
Application numberUS-201213647624-A
CountryUS
Kind codeB2
Filing dateOct 9, 2012
Priority dateOct 28, 2011
Publication dateAug 2, 2016
Grant dateAug 2, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods for calculating a self-bias on a substrate in a process chamber may include measuring a DC potential of a substrate disposed on a substrate support of a process chamber while providing a bias power from a power source to a cathode at a first frequency; measuring a voltage, current and phase shift at a matching network coupled to the power source while providing the bias power; calculating an effective impedance of the cathode by determining a linear relationship between a calculated voltage and the measured DC potential of the substrate; calculating a first linear coefficient and a second linear coefficient of the linear relationship between the calculated voltage and the measured DC potential of the substrate; and calculating a self bias on the substrate by utilizing the first linear coefficient, second linear coefficient, measured DC potential of the substrate, effective impedance, and measured phase shift.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for calculating a self-bias on a substrate in a process chamber, comprising: measuring a DC potential of a substrate disposed on a substrate support of a process chamber while providing a bias power from a power source to a cathode at a first frequency, wherein the DC potential is measured by a probe that contacts the substrate within the process chamber; measuring a voltage, a current and a phase shift while providing the bias power at the first frequency; calculating, by a central processing unit of a controller, an effective impedance of the cathode by determining a linear relationship between a calculated voltage and the measured DC potential of the substrate, wherein the calculated voltage is a function of the effective impedance, measured voltage, current and phase shift; calculating, by the central processing unit, a first linear coefficient and a second linear coefficient of the linear relationship between the calculated voltage and the measured DC potential of the substrate; and calculating, by the central processing unit, a self bias on the substrate by utilizing the first linear coefficient, second linear coefficient, measured DC potential of the substrate, effective impedance, and measured phase shift. 2. The method of claim 1 , wherein the voltage, current and phase shift is measured at an output of a matching network coupled to the power source or an input of the cathode while providing the bias power at the first frequency. 3. The method of claim 1 , wherein the first linear coefficient is a slope and the second linear coefficient is the shift of the linear relationship between the calculated voltage and the measured DC potential of the substrate. 4. The method of claim 1 , wherein the self bias is defined by: the first linear coefficient * |V_meas +Zeff*I_meas*e^(j*Phase_meas)|+the second linear coefficient, wherein V_meas is the measured DC potential of the substrate, Zeff is the effective impedance, I_meas is the measured current, Phase_meas is the measured phase shift, and j is a complex number. 5. The method of claim 1 , wherein the calculated voltage is defined by: | V _meas+ Z eff* I _meas* e ^( j *Phase_meas)| wherein V_meas is the measured DC potential of the substrate, Zeff is the effective impedance, I_meas is the measured current, and Phase_meas is the measured phase shift, and j is a complex number. 6. The method of claim 1 , wherein determining the linear relationship between the calculated voltage and the measured DC potential of the substrate comprises: calculating a Pearson product-moment correlation coefficient (r) between the calculated voltage and the measured DC potential, wherein the linear relationship is determined when the Pearson product-moment correlation coefficient (r) is about −1. 7. The method of claim 1 , further comprising: repeating the method by measuring the DC potential of the substrate at a second frequency, and measuring the voltage, the current and the phase shift at the matching network at a second frequency; calculating the effective impedance, first linear coefficient, second linear coefficient and self bias utilizing the DC potential, voltage, current and phase shift measured at the second frequency; and adding the self-bias calculated at the first frequency to the self-bias calculated at the second frequency to get a total self-bias. 8. The method of claim 1 , wherein measuring the first DC voltage of the substrate comprises: touching a probe to the substrate; and obtaining the DC potential of a substrate measurement from the probe. 9. The method of claim 8 , further comprising: measuring the voltage, the current, and the phase shift while touching the probe to the substrate. 10. The method of claim 1 , further comprising: forming a plasma in the process chamber; and measuring the DC potential of the substrate at a second frequency, and measuring the voltage, the current, and the phase shift at the matching network while a plasma is present in the process chamber. 11. A non-transitory computer readable medium, having instructions stored thereon that, when executed, cause a method for calculating a self-bias on a substrate in a process chamber to be performed, the method comprising: measuring a DC potential of a substrate disposed on a substrate support of a process chamber while providing a bias power from a power source to a cathode at a first frequency, wherein the DC potential is measured by a probe that contacts the substrate; measuring a voltage, a current and a phase shift while providing the bias power at the first frequency; calculating, by a central processing unit of a controller, an effective impedance of the cathode by determining a linear relationship between a calculated voltage and the measured DC potential of the substrate, wherein the calculated voltage is a function of the effective impedance, measured voltage, current and phase shift; calculating, by the central processing unit, a first linear coefficient and a second linear coefficient of the linear relationship between the calculated voltage and the measured DC potential of the substrate; and calculating, by the central processing unit, a self bias on the substrate by utilizing the first linear coefficient, second linear coefficient, measured DC potential of the substrate, effective impedance, and measured phase shift. 12. The non-transitory computer readable medium of claim 11 , wherein the voltage, current and phase shift is measured at an output of a matching network coupled to the power source or an input of the cathode while providing the bias power at the first frequency. 13. The non-transitory computer readable medium of claim 11 , wherein the first linear coefficient is a slope and the second linear coefficient is the shift of the linear relationship between the calculated voltage and the measured DC potential of the substrate. 14. The non-transitory computer readable medium of claim 11 , wherein the self bias is defined by: the first linear coefficient * |V_meas +Zeff*I_meas*e^(j*Phase_meas)|+the second linear coefficient, wherein V_meas is the measured DC potential of the substrate, Zeff is the effective impedance, I_meas is the measured current, Phase_meas is the measured phase shift, and j is a complex number. 15. The non-transitory computer readable medium of claim 11 , wherein the calculated voltage is defined by: | V _meas+ Z eff* I _meas* e ^( j *P hase_meas)| wherein V_meas is the measured DC potential of the substrate, Zeff is the effective impedance, I_meas is the measured current, Phase_meas is the measured phase shift, and j is a complex number. 16. The non-transitory computer readable medium of claim 11 , wherein determining the linear relationship between the calculated voltage and the measured DC potential of the substrate comprises: calculating a Pearson product-moment correlation coefficient (r) between the calculated voltage and the measured DC potential, wherein the linear relationship is determined when the Pearson product-moment correlation coefficient (r) is about −1. 17. The non-transitory computer readable medium of claim 11 , wherein the method further comprises: repeating the method by measuring the DC potential of the substrate at a second frequency, and measuring the voltage, the current and the phase shift at the matching network at a second frequency; calculating the effective impedance, first linear coefficient, second linear coefficient and self bias utilizing the DC potential, voltage, current and phase shift measured at the

Assignees

Inventors

Classifications

  • H10P72/722Primary

    Details of electrostatic chucks · CPC title

  • Physics · mapped topic

  • Electricity · mapped topic

  • Subject matter not provided for in other main groups of this subclass · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9406540B2 cover?
Methods for calculating a self-bias on a substrate in a process chamber may include measuring a DC potential of a substrate disposed on a substrate support of a process chamber while providing a bias power from a power source to a cathode at a first frequency; measuring a voltage, current and phase shift at a matching network coupled to the power source while providing the bias power; calculati…
Who is the assignee on this patent?
Applied Materials Inc
What technology area does this patent fall under?
Primary CPC classification H10P72/722. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 02 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).