Digital-to-analog converter for reducing pop noise and harmonic tone and related converting method

US9391633B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9391633-B2
Application numberUS-49034509-A
CountryUS
Kind codeB2
Filing dateJun 24, 2009
Priority dateJun 26, 2008
Publication dateJul 12, 2016
Grant dateJul 12, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A digital-to-analog converting (DAC) circuit is utilized for converting a 1-bit stream into an analog output signal. The DAC includes an N-bit encoder, a multiplexer, a low-pass filter, and a digital-to-analog conversion circuit. The N-bit encoder is utilized for receiving the 1-bit stream and encoding the 1-bit stream to generate an N-bit stream, where N is larger than 1; the multiplexer is utilized for selectively outputting the N-bit stream or a zero signal as an output signal according to a selection signal; the low-pass filter is utilized to generate a filtered output signal according to the output signal; and the digital to analog conversion circuit is utilized to generate the analog output signal according to the filtered output signal.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus for converting a digital audio signal into an analog audio signal, the apparatus comprising: a first circuit configured to receiving the digital audio signal and converting the digital audio signal into an N-bit sigma-delta modulation signal, wherein N is larger than 1; a multiplexer, for receiving the N-bit sigma-delta modulation signal and a zero signal, and selectively outputting the N-bit sigma-delta modulation signal or the zero signal as an output signal according to a selection signal; a low-pass filter, coupled to the multiplexer, for generating a filtered output signal according to the output signal, wherein the filtered output signal is a pulse-code modulation (PCM) signal; and a digital-to-analog converter, coupled to the low-pass filter, for generating the analog audio signal according to the filtered output signal. 2. The apparatus of claim 1 , wherein the digital audio signal is 1-bit sigma-delta modulation signal. 3. The apparatus of claim 1 , wherein the first circuit comprises a storage unit and a N-bit encoder. 4. The apparatus of claim 1 , wherein the selection signal corresponds to an amount of the digital audio signal in the first circuit. 5. The apparatus of claim 1 , further comprising: a volume control unit for adjusting the filtered output signal. 6. A digital-to-analog converting (DAC) circuit for converting a 1-bit stream, comprising: an N-bit encoder for receiving the 1-bit stream encoding the 1-bit stream to generate an N-bit stream, wherein N is larger than 1; a multiplexer, for receiving the N-bit stream and a zero signal, and selectively outputting the N-bit stream or the zero signal as an output signal according to a selection signal; a low-pass filter, coupled to the multiplexer, for generating a filtered output signal according to the output signal, wherein the filtered output signal generated from the low-pass filter is a pulse-code modulation (PCM) signal; and a digital-to-analog conversion circuit, coupled to the low-pass filter, for generating an analog output signal according to the filtered output signal. 7. The DAC circuit of claim 6 , wherein N is equal to 2. 8. The DAC circuit of claim 6 , further comprising: a storage unit for temporarily storing 1-bit stream. 9. The DAC circuit of claim 8 , wherein when the storage device is not empty, the multiplexer outputs the N-bit stream according to the selection signal; and when the storage device is empty, the multiplexer outputs the exactly zero signal according to the selection signal. 10. The DAC circuit of claim 6 , wherein the 1-bit stream is a sigma-delta modulated signal. 11. The DAC circuit of claim 6 , wherein the 1-bit stream is over-sampled at a sampling rate of M*44.1 kHz. 12. The DAC circuit of claim 6 , further comprising a volume control unit and a modulator. 13. The DAC circuit of claim 12 , wherein the modulated output signal generated from the modulator is a 4-bit stream. 14. A method for processing a digital audio signal to generate an analog audio signal, the method comprising: processing the digital audio signal to generate an N-bit stream; receiving a zero signal; selectively outputting the N-bit stream or the zero signal as an output signal according to a selection signal; filtering the output signal to generate a filtered output signal, wherein the filtered output signal is a pulse-code modulation (PCM) signal; and converting the filtered output signal into the analog audio signal. 15. The method of claim 14 , wherein N is equal to 2. 16. The method of claim 14 , further comprises: storing the digital audio signal into a storage unit, wherein the selection signal corresponds to a data amount stored in the storage unit. 17. The method of claim 14 , wherein the digital audio signal is a 1-bit sigma-delta modulated signal. 18. The method of claim 14 , wherein the filtered output signal is adjusted and modulated before the filtered output signal is converted.

Assignees

Inventors

Classifications

  • Delta-sigma modulation · CPC title

  • Prevention or reduction of switching transients, e.g. glitches · CPC title

  • using time-division multiplexing · CPC title

  • of non-linear distortion, e.g. instability (avoiding instability by structural design H03M3/44) · CPC title

  • H03M3/346Primary

    by suppressing active signals at predetermined times, e.g. muting, using non-overlapping clock phases · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9391633B2 cover?
A digital-to-analog converting (DAC) circuit is utilized for converting a 1-bit stream into an analog output signal. The DAC includes an N-bit encoder, a multiplexer, a low-pass filter, and a digital-to-analog conversion circuit. The N-bit encoder is utilized for receiving the 1-bit stream and encoding the 1-bit stream to generate an N-bit stream, where N is larger than 1; the multiplexer is ut…
Who is the assignee on this patent?
Lin Wei-Chun, Tu Yi-Chang, Realtek Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H03M3/346. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 12 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).