Handle substrates of composite substrates for semiconductors

US9305827B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9305827-B2
Application numberUS-201414578916-A
CountryUS
Kind codeB2
Filing dateDec 22, 2014
Priority dateMar 27, 2013
Publication dateApr 5, 2016
Grant dateApr 5, 2016

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A composite substrate for a semiconductor includes a handle substrate 11 and a donor substrate bonded to a surface of the handle substrate 11 directly or through a bonding layer. The handle substrate 11 is composed of an insulating polycrystalline material, a surface 15 of the handle substrate 11 has a microscopic central line average surface roughness Ra of 5 nm or smaller, and recesses 6 are formed on the surface of the handle substrate.

First claim

Opening claim text (preview).

The invention claimed is: 1. A handle substrate of a composite substrate for a semiconductor; said handle substrate comprising an insulating polycrystalline material, wherein said handle substrate has a surface having a microscopic central line average surface roughness Ra of 5 nm or smaller; and wherein recesses are formed on said surface and each recess has an outer profile of a circle or an ellipse in a plan view of said surface of said handle substrate. 2. The handle substrate of claim 1 , wherein a density of said recess having a diameter of 0.5 μm or larger is 50 counts or larger and 4500 counts or smaller per 1 cm 2 of said surface. 3. The handle substrate of claim 1 , wherein an average of a depth of said recess is 0.1 μm or larger and 0.8 μm or smaller. 4. The handle substrate of claim 1 , wherein an average of a diameter of said recess is 1 μm or larger and 5 μm or smaller. 5. The handle substrate of claim 1 , wherein said insulating polycrystalline material comprises alumina, silicon carbide, aluminum nitride or silicon nitride. 6. The handle substrate of claim 5 , wherein said insulating polycrystalline material comprises a translucent alumina ceramics. 7. A composite substrate for a semiconductor, said composite substrate comprising said handle substrate of claim 1 and a donor substrate bonded to said surface of said handle substrate directly or through a bonding layer. 8. The composite substrate for a semiconductor of claim 7 , wherein said bonding layer comprises Al 2 O 3 .

Assignees

Inventors

Classifications

  • with separation or delamination along an ion implanted layer, e.g. Smart-cut · CPC title

  • Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement · CPC title

  • Surface structures · CPC title

  • by direct semiconductor to semiconductor bonding · CPC title

  • Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9305827B2 cover?
A composite substrate for a semiconductor includes a handle substrate 11 and a donor substrate bonded to a surface of the handle substrate 11 directly or through a bonding layer. The handle substrate 11 is composed of an insulating polycrystalline material, a surface 15 of the handle substrate 11 has a microscopic central line average surface roughness Ra of 5 nm or smaller, and reces…
Who is the assignee on this patent?
Ngk Insulators Ltd
What technology area does this patent fall under?
Primary CPC classification H10P90/1914. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 05 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).