System and methods for controlling an amount of primer in a primer application gas
US-2024379467-A1 · Nov 14, 2024 · US
US8938698B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-8938698-B2 |
| Application number | US-201314108392-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 17, 2013 |
| Priority date | Apr 25, 2012 |
| Publication date | Jan 20, 2015 |
| Grant date | Jan 20, 2015 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A system and method of automatically detecting failure patterns for a semiconductor wafer process is provided. The method includes receiving a test data set collected from testing a plurality of semiconductor wafers, forming a respective wafer map for each of the wafers, determining whether each respective wafer map comprises one or more respective objects, selecting the wafer maps that are determined to comprise one or more respective objects, selecting one or more object indices for selecting a respective object in each respective selected wafer map, determining a plurality of object index values in each respective selected wafer map, selecting an object in each respective selected wafer map, determining a respective feature in each of the respective selected wafer, classifying a respective pattern for each of the respective selected wafer maps and using the respective wafer fingerprints to adjust one or more parameters of the semiconductor fabrication process.
Opening claim text (preview).
What we claim is: 1. A method of fabricating semiconductor wafers using automatically detected failure patterns, comprising: forming respective wafer fingerprints by selecting a respective object of one or more objects in a respective wafer map of a plurality of wafer maps; determining a respective feature in each of the respective wafer maps using the respective selected object, classifying a respective pattern for each of the respective wafer maps using the respective determ…
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Answers are generated from the same data shown on this page.