Thin film transistor and display device comprising the same

US12538526B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12538526-B2
Application numberUS-202217963101-A
CountryUS
Kind codeB2
Filing dateOct 10, 2022
Priority dateOct 12, 2021
Publication dateJan 27, 2026
Grant dateJan 27, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A thin film transistor and a display device comprising the same are provided. The thin film transistor comprises an active layer, and a gate electrode at least partially overlapped with the active layer, wherein the active layer includes a channel portion overlapped with the gate electrode, a first connection portion that is in contact with one side of the channel portion, and a second connection portion that is in contact with the other side of the channel portion, the channel portion includes a first channel area and a second channel area, each of the first channel area and the second channel area is extended from the first connection portion to the second connection portion, and a length of the first channel area is shorter than that of the second channel area.

First claim

Opening claim text (preview).

The invention claimed is: 1 . A thin film transistor comprising: an active layer; and a gate electrode at least partially overlapped with the active layer, wherein the active layer includes: a channel portion overlapped with the gate electrode; a first connection portion that is in contact with a first side of the channel portion; and a second connection portion that is in contact with a second side of the channel portion, wherein: the channel portion includes a first channel area and a second channel area, each of the first channel area and the second channel area extends from the first connection portion to the second connection portion, and a length of the first channel area is shorter than a length of the second channel area in a direction between the first connection portion and the second connection portion, wherein the active layer includes: a first active layer including the first channel area; and a second active layer including the second channel area, wherein the first active layer and the second active layer are disposed in a same layer, and are spaced apart from each other in an area overlapping the gate electrode. 2 . The thin film transistor of claim 1 , wherein the gate electrode has a width that changes in a stepwise manner at a boundary between the first channel area and the second channel area. 3 . The thin film transistor of claim 1 , wherein the gate electrode has a width that changes in stepwise manner between the first channel area and the second channel area. 4 . The thin film transistor of claim 1 , wherein the gate electrode has a width that gradually changes along a direction from the first channel area to the second channel area. 5 . The thin film transistor of claim 1 , wherein the gate electrode overlaps each of the first channel area and the second channel area, a width of the gate electrode that overlaps the first channel area smaller than a width of the gate electrode that overlaps the second channel area. 6 . The thin film transistor of claim 5 , wherein a first portion of the gate electrode overlapped with the first channel area and a second portion of the gate electrode overlapped with the second channel area are integrally formed. 7 . The thin film transistor of claim 1 , further comprising: a vacant area in the active layer, wherein the active layer surrounds the vacant area in a plan view. 8 . The thin film transistor of claim 7 , wherein the active layer is not disposed in the vacant area. 9 . The thin film transistor of claim 1 , wherein the active layer includes an oxide semiconductor material. 10 . The thin film transistor of claim 9 , wherein the oxide semiconductor material includes at least one of an IZO(InZnO)-based, an IGO(InGaO)-based, an ITO(InSnO)-based, an IGZO(InGaZnO)-based, an IGZTO(InGaZnSnO)-based, a GZTO(GaZnSnO)-based, a GZO(GaZnO)-based, an ITZO(InSnZnO)-based or a FIZO(FeInZnO)-based oxide semiconductor material. 11 . The thin film transistor of claim 1 , wherein the active layer includes: a first oxide semiconductor layer; and a second oxide semiconductor layer on the first oxide semiconductor layer. 12 . The thin film transistor of claim 11 , wherein the active layer further includes a third oxide semiconductor layer on the second oxide semiconductor layer. 13 . A display device comprising: a display element; and a pixel driving circuit for driving the display element, the pixel driving circuit includes a first thin film transistor, wherein the thin film transistor comprises: an active layer; and a gate electrode at least partially overlapped with the active layer, the active layer including: a channel portion overlapped with the gate electrode; a first connection portion that is in contact with a first side of the channel portion; and a second connection portion that is in contact with a second side of the channel portion, the channel portion including a first channel area and a second channel area, each of the first channel area and the second channel area extending from the first connection portion to the second connection portion, and a length of the first channel area shorter than a length of the second channel area in a direction between the first connection portion and the second connection portion, wherein the active layer includes: a first active layer including the first channel area; and a second active layer including the second channel area, wherein the first active layer and the second active layer are disposed in a same layer, and are spaced apart from each other. 14 . The display device of claim 13 , wherein the gate electrode overlaps each of the first channel area and the second channel area, a width of the gate electrode that overlaps the first channel area smaller than a width of the gate electrode that overlaps the second channel area. 15 . The display device of claim 14 , wherein a first portion of the gate electrode overlapped with the first channel area and a second portion of the gate electrode overlapped with the second channel area are integrally formed.

Assignees

Inventors

Classifications

  • the pixel elements being TFTs · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO · CPC title

  • Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate · CPC title

  • characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile (TFTs having channel structures for preventing kink or snapback effects H10D30/6708; TFTs having lightly-doped source or drain extensions H10D30/6715) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12538526B2 cover?
A thin film transistor and a display device comprising the same are provided. The thin film transistor comprises an active layer, and a gate electrode at least partially overlapped with the active layer, wherein the active layer includes a channel portion overlapped with the gate electrode, a first connection portion that is in contact with one side of the channel portion, and a second connecti…
Who is the assignee on this patent?
Lg Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D30/6757. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 27 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).