Electric assembly including a bipolar switching device and a wide bandgap transistor
US-2017345917-A1 · Nov 30, 2017 · US
US12525969B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12525969-B2 |
| Application number | US-202318239871-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 30, 2023 |
| Priority date | Aug 31, 2022 |
| Publication date | Jan 13, 2026 |
| Grant date | Jan 13, 2026 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A drive acceleration circuit, including: a drive power supply, including an output end and a reference signal end, where the output end output a drive signal, and the reference signal end is connected to a connection end of a switching device and output a reference signal to the connection end; a first signal route, where the first signal route is connected to the output end of the drive power supply and a control end of the switching device, and is configured to drive, based on the drive signal, the switching device to turn on/off; and a second signal route, connected in parallel with the first signal route, including a drive acceleration unit and a selective conduction unit, one end of the drive acceleration unit is connected to the drive power supply, another end of the drive acceleration unit is connected to the switching device through the selective conduction unit.
Opening claim text (preview).
What is claimed is: 1 . A drive acceleration circuit, comprising: a drive power supply, comprising an output end and a reference signal end, wherein the output end is configured to output a drive signal, and the reference signal end is coupled to a connection end of a switching device and is configured to output a reference signal to the connection end; a first signal route, wherein the first signal route is coupled to the output end of the drive power supply and a control end of the switching device, and is configured to drive, based on the drive signal, the switching device to turn on or turn off; and a second signal route, which is connected in parallel with the first signal route, wherein the second signal route comprises a drive acceleration unit and a selective conduction unit, one end of the drive acceleration unit is coupled to the output end of the drive power supply, another end of the drive acceleration unit is coupled to the control end of the switching device through the selective conduction unit, the selective conduction unit is turned on in a time division manner to make the second signal route closed or open, and the drive acceleration unit is configured to accelerate the turn on and turn off of the switching device based on the drive signal when the second signal route is closed; and the drive acceleration circuit is configured to drive the switching device to turn on or turn off, wherein the switching device has the control end and the connection end, wherein charging of the switching device is accelerated when the second signal route is closed and the switching device is turned off and discharging of the switching device is accelerated when the second signal route is closed and the switching device is turned on. 2 . The drive acceleration circuit according to claim 1 , wherein the selective conduction unit comprises at least one semiconductor device, one end of the at least one semiconductor device is connected to the drive acceleration unit, another end of the at least one semiconductor device is connected to the control end of the switching device, and the at least one semiconductor device is turned on or off in a time division manner to make the second signal route closed or open. 3 . The drive acceleration circuit according to claim 2 , wherein the at least one semiconductor device is a zener diode, a transient voltage suppressor, or a switching device. 4 . The drive acceleration circuit according to claim 2 , wherein the selective conduction unit comprises two semiconductor devices, and either of the semiconductor devices is a zener diode or a transient voltage suppressor; and anodes of the two semiconductor devices are coupled to each other, a cathode of one semiconductor device is coupled to the drive acceleration unit, and a cathode of the other semiconductor device is coupled to the control end of the switching device. 5 . The drive acceleration circuit according to claim 3 , wherein the selective conduction unit comprises two semiconductor devices, and either of the semiconductor devices is a zener diode or a transient voltage suppressor; and anodes of the two semiconductor devices are coupled to each other, a cathode of one semiconductor device is coupled to the drive acceleration unit, and a cathode of the other semiconductor device is coupled to the control end of the switching device. 6 . The drive acceleration circuit according to claim 1 , wherein the drive acceleration circuit comprises at least two second signal routes that are connected in parallel, and the at least two second signal routes are closed in a time division manner. 7 . The drive acceleration circuit according to claim 2 , wherein the drive acceleration circuit comprises at least two second signal routes that are connected in parallel, and the at least two second signal routes are closed in a time division manner. 8 . The drive acceleration circuit according to claim 6 , wherein the second signal routes are of the same structure. 9 . The drive acceleration circuit according to claim 6 , wherein the second signal routes have different resistance values. 10 . The drive acceleration circuit according to claim 1 , wherein the second signal route is configured to be in a closed state when the switching device is in a turn-off delay period, and to be in an open state when the switching device is in a turn-off action period; or the second signal route is configured to be in a closed state both when the switching device is in a turn-off delay period and when the switching device is in a turn-off action period. 11 . The drive acceleration circuit according to claim 2 , wherein the second signal route is configured to be in a closed state when the switching device is in a turn-off delay period, and to be in an open state when the switching device is in a turn-off action period; or the second signal route is configured to be in a closed state both when the switching device is in a turn-off delay period and when the switching device is in a turn-off action period. 12 . The drive acceleration circuit according to claim 1 , wherein the second signal route is configured to be in a closed state when the switching device is in a turn-on delay period, and to be in an open state when the switching device is in a turn-on action period; or the second signal route is configured to be in a closed state both when the switching device is in a turn-on delay period and when the switching device is in a turn-on action period. 13 . The drive acceleration circuit according to claim 2 , wherein the second signal route is configured to be in a closed state when the switching device is in a turn-on delay period, and to be in an open state when the switching device is in a turn-on action period; or the second signal route is configured to be in a closed state both when the switching device is in a turn-on delay period and when the switching device is in a turn-on action period. 14 . The drive acceleration circuit according to claim 1 , wherein the drive acceleration unit comprises any one or combination of a resistor, a capacitor, and a diode, one end of one of the resistor, the capacitor, and the diode or one end of any combination of the resistor, the capacitor, and the diode that are connected in series or parallel is coupled to the output end of the drive power supply, and another end thereof is coupled to the selective conduction unit. 15 . The drive acceleration circuit according to claim 14 , wherein the first signal route comprises a first resistor, one end of the first resistor is connected to the output end of the drive power supply, and another end of the first resistor is connected to the control end of the switching device; and the drive acceleration unit comprises a second resistor, wherein one end of the second resistor is connected to the output end of the drive power supply, and another end of the second resistor is connected to the selective conduction unit. 16 . The drive acceleration circuit according to claim 15 , wherein a resistance value of the first resistor is greater than a resistance value of the second resistor. 17 . The drive acceleration circuit according to claim 16 , wherein the drive acceleration unit further comprises a capacitor that is connected in series with the second resistor, the one end of the second resistor is connected to the output end of the drive power supply, the another end of the second resistor is connected to the capacitor, another end of the capacitor is connected to the selective conduction unit, and the capacitor
Power supply means, e.g. to the switch driver · CPC title
Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT · CPC title
in composite switches · CPC title
Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes · CPC title
Details of control, feedback or regulation circuits · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.